| Electronic Components Datasheet Search |
|
ICS9UMS9610 Datasheet(PDF) 12 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS9UMS9610 Datasheet(HTML) 12 Page - Integrated Device Technology |
|
12 / 20 page ![]() IDTTM/ICSTM PC MAIN CLOCK 1336—06/01/09 ICS9UMS9610 PC MAIN CLOCK 12 Byte 4 CPU PLL M/N Register Bit(s) Pin # Name Control Function Type 0 1 Default Bit 7 CPU N Div8 N Divider Prog bit 8 RW X Bit 6 CPU N Div9 N Divider Prog bit 9 RW X Bit 5 CPU M Div5 RW X Bit 4 CPU M Div4 RW X Bit 3 CPU M Div3 RW X Bit 2 CPU M Div2 RW X Bit 1 CPU M Div1 RW X Bit 0 CPU M Div0 RW X Byte 5 CPU PLL M/N Register Bit(s) Pin # Name Control Function Type 0 1 Default Bit 7 CPU N Div7 RW X Bit 6 CPU N Div6 RW X Bit 5 CPU N Div5 RW X Bit 4 CPU N Div4 RW X Bit 3 CPU N Div3 RW X Bit 2 CPU N Div2 RW X Bit 1 CPU N Div1 RW X Bit 0 CPU N Div0 RW X Byte 6 DOT96 PLL M/N Register Bit(s) Pin # Name Control Function Type 0 1 Default Bit 7 DOT N Div8 N Divider Prog bit 8 RW X Bit 6 DOT N Div9 N Divider Prog bit 9 RW X Bit 5 DOT M Div5 RW X Bit 4 DOT M Div4 RW X Bit 3 DOT M Div3 RW X Bit 2 DOT M Div2 RW X Bit 1 DOT M Div1 RW X Bit 0 DOT M Div0 RW X Byte 7 DOT96 PLL M/N Register Bit(s) Pin # Name Control Function Type 0 1 Default Bit 7 DOT N Div7 RW X Bit 6 DOT N Div6 RW X Bit 5 DOT N Div5 RW X Bit 4 DOT N Div4 RW X Bit 3 DOT N Div3 RW X Bit 2 DOT N Div2 RW X Bit 1 DOT N Div1 RW X Bit 0 DOT N Div0 RW X The decimal representation of M and N Divider in Byte 4 and 5 will configure the CPU VCO frequency. Default at power up = latch-in. VCO Frequency = 14.318 x [NDiv(11:0)] / [MDiv(5:0)] M Divider Programming bit (5:0) M Divider Programming bit (5:0) The decimal representation of M and N Divider in Byte 6 and 7 will configure the DOT VCO frequency. VCO Frequency = 14.318 x [NDiv(11:0)] / [MDiv(5:0)] N Divider Programming Byte7 bit(7:0) and Byte6 bit(7:6) The decimal representation of M and N Divider in Byte 6 and 7 will configure the DOT VCO frequency. VCO Frequency = 14.318 x [NDiv(11:0)] / [MDiv(5:0)] N Divider Programming Byte5 bit(7:0) and Byte5 bit(7:6) The decimal representation of M and N Divider in Byte 4 and 5 will configure the CPU VCO frequency. Default at power up = latch-in. VCO Frequency = 14.318 x [NDiv(11:0)] / [MDiv(5:0)] |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |