| Electronic Components Datasheet Search |
|
AD9608 Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9608 Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 40 page ![]() AD9608 Rev. 0 | Page 16 of 40 Pin No. Mnemonic Type Description Digital Outputs 14 B D1+/D0+ (LSB) Output Channel B LVDS Output Data 1/ Data 0—True. 13 B D1−/D0− (LSB) Output Channel B LVDS Output Data 1/ Data 0—Complement. 16 B D3+/D2+ Output Channel B LVDS Output Data 3/ Data 2—True. 15 B D3−/D2− Output Channel B LVDS Output Data 3/ Data 2—Complement. 18 B D5+/D4+ Output Channel B LVDS Output Data 5/ Data 4—True. 17 B D5−/D4− Output Channel B LVDS Output Data 5/ Data 4—Complement. 21 B D7+/D6+ Output Channel B LVDS Output Data 7/ Data 6—True. 20 B D7−/D6− Output Channel B LVDS Output Data 7/ Data 6—Complement. 23 B D9+/D8+ (MSB) Output Channel B LVDS Output Data 9/ Data 8—True. 22 B D9−/D8− (MSB) Output Channel B LVDS Output Data 9/ Data 8—Complement. 32 A D1+/D0+ (LSB) Output Channel A LVDS Output Data 1/ Data 0—True. 31 A D1−/D0− (LSB) 34 A D3+/D2+ Output Channel A LVDS Output Data 3/ Data 2—True. 33 A D3−/D2− Output Channel A LVDS Output Data 3/ Data 2—Complement. 36 A D5+/D4+ Output Channel A LVDS Output Data 5/ Data 4—True. 35 A D5−/D4− Output Channel A LVDS Output Data 5/ Data 4—Complement. 39 A D7+/D6+ Output Channel A LVDS Output Data 7/ Data 6—True. 38 A D7−/D6− Output Channel A LVDS Output Data 7/ Data 6—Complement. 41 A D9+/D8+ (MSB) Output Channel A LVDS Output Data 9/ Data 8—True. 40 A D9−/D8− (MSB) Output Channel A LVDS Output Data 9/ Data 8—Complement. 43 OR+ Output Channel A/Channel B LVDS Overrange Output—True. 42 OR− Output Channel A/Channel B LVDS Overrange Output—Complement. 25 DCO+ Output Channel A/Channel B LVDS Data Clock Output—True. 24 DCO− Output Channel A/Channel B LVDS Data Clock Output—Complement. SPI Control 45 SCLK/DFS Input SPI Serial Clock/Data Format Select Pin in External Pin Mode. 44 SDIO/DCS Input/Output SPI Serial Data I/O/Duty Cycle Stabilizer Pin in External Pin Mode. 46 CSB Input SPI Chip Select (Active Low). ADC Configuration 47 OEB Input Output Enable Input (Active Low). Pin must be enabled via SPI. 48 PDWN Input Power-Down Input in External Pin Mode. In SPI mode, this input can be configured as power-down or standby. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |