LD6806F datasheet(6/36 Pages) PHILIPS

6 / 36 page

LD6806_SER

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 9 December 2011

6 of 36

NXP Semiconductors

LD6806 series

Ultra low-dropout regulator, low noise, 200 mA

Thermal characteristics

[1]

The overall Rth(j-a) can vary depending on the board layout. To minimize the effective Rth(j-a), all pins must have a solid connection to

larger Cu layer areas for example to the power and ground layer. In multi-layer PCB applications, the second layer should be used to

create a large heat spreader area directly below the LDO. If this layer is either ground or power, it should be connected with several vias

to the top layer connecting to the device ground or supply. Avoid the use of solder-stop varnish under the chip.

[2]

Use the measurement data given for a rough estimation of the Rth(j-a) in your application. The actual Rth(j-a) value can vary in applications

using different layer stacks and layouts.

Characteristics

Table 9.

Thermal characteristics

Symbol

Parameter

Conditions

Typ

Unit

Rth(j-a)

thermal resistance from junction to ambient

LD6806CX4/xxx,

LD6806CX4/Cxxx

[1][2] 130

K/W

LD6806F/xxx

[1][2] 220

K/W

LD6806TD/xxx

[1][2] 125

K/W

Table 10.

Electrical characteristics

At recommended input voltages and Tamb = 40 Cto+85 C; voltages are referenced to GND (ground = 0 V);

unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

V

output voltage variation

VOUT < 1.8 V; IOUT = 1 mA

Tamb = +25 C

3

0.5

30 C  T

amb  +85 C

4-

VOUT  1.8 V; IOUT = 1 mA

Tamb = +25 C

2

0.5

30 C  T

amb  +85 C

3-

Line regulation error

V

O/(VOxVI)

relative output voltage

variation with input voltage

VIN = (VO(nom) + 0.2 V) to 5.5 V

[1]

0.1 -

+0.1

%/V

Load regulation error

V

O/(VOxIO)

relative output voltage

variation with output current

1mA

 I

OUT  200 mA

LD6806CX4/xxx, LD6806CX4/Cxxx

0.0025 0.01

%/mA

LD6806F/xxx, LD6806TD/xxx

0.005

0.02

%/mA

Vdo

dropout voltage

IOUT = 200 mA; VIN >VO(nom)

[1]

LD6806CX4/xxx, LD6806CX4/Cxxx

100

LD6806F/xxx, LD6806TD/xxx

130

VIL

LOW-level input voltage

pin EN

0.4

VIH

HIGH-level input voltage

pin EN

1.4

5.5

IOUT

current on pin OUT

200

IOM

peak output current

VIN =(VO(nom) + 0.2 V) to 5.5 V

[1]

VO(nom) > 1.8 V;

VOUT  0.95  VO(nom)

300

VO(nom) < 1.8 V;

VOUT  0.9  VO(nom)

300

LD6806F Datasheet(PDF) 6 Page - NXP Semiconductors

LD6806F Datasheet(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL