Electronic Components Datasheet Search
  English  ▼

X  

HT67F60 Datasheet(PDF) 167 Page - Holtek Semiconductor Inc

Part # HT67F60
Description  TinyPowerTM A/D Flash Type 8-Bit MCU with LCD & EEPROM
PDF  242 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT67F60 Datasheet(HTML) 167 Page - Holtek Semiconductor Inc

Back Button HT67F60 Datasheet HTML 163Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 164Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 165Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 166Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 167Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 168Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 169Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 170Page - Holtek Semiconductor Inc HT67F60 Datasheet HTML 171Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 242 page
background image
HT67F30/HT67F40/HT67F50/HT67F60
TinyPowerTM A/D Flash Type 8-Bit MCU with LCD & EEPROM
Rev. 1.50
166
March 06 , 2012
Rev. 1.50
167
March 06 , 2012
SPI Communication
After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when
data is written to the SIMD register, transmission/reception will begin simultaneously. When the
data transfer is complete, the TRF flag will be set automatically, but must be cleared using the
application program. In the Slave Mode, when the clock signal from the master has been received,
any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the
SIMD register. The master should output an SCS signal to enable the slave device before a clock
signal is provided. The slave data to be transferred should be well prepared at the appropriate
moment relative to the SCS signal depending upon the configurations of the CKPOLB bit and
CKEG bit. The accompanying timing diagram shows the relationship between the slave data and
SCS signal for various configurations of the CKPOLB and CKEG bits.
The SPI will continue to function even in the IDLE Mode.
SC K (C KP OL B= 1, C KE G= 0)
SI ME N, C SE N= 1
SI ME N= 1, C SE N= 0 (E xt er nal P ul l- Hi gh )
SC K (C KP OL B= 0 , C KE G= 0)
SC K (C KP OL B= 1 , C KE G= 1)
SC K (C KP OL B= 0 , C KE G= 1)
SD O (C KE G= 0)
SD O (C KE G= 1)
SC S
SD I Da ta C apt ur e
D7 /D 0D 6/ D1
D5 /D 2D 4/ D3 D3 /D 4D 2/ D5
D1 /D 6D 0/ D7
D7 /D 0D 6/ D1
D5 /D 2D 4/ D3 D3 /D 4D 2/ D5
D1 /D 6D 0/ D7
Wr it e to S IM D
SPI Master Mode Timing
SC K (C KP OL B= 1)
SC K (C KP OL B= 0)
SD O
SC S
SD I Da ta C apt ur e
D7 /D 0D 6/ D1
D5 /D 2D 4/ D3 D3 /D 4D 2/ D5
D1 /D 6D 0/ D7
Wr it e to S IM D
(S DO d oe s not c hange un ti l fi rs t SC K edge )
SPI Slave Mode Timing – CKEG=0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com