Electronic Components Datasheet Search
  English  ▼

X  

DAC5652IPFB Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # DAC5652IPFB
Description  DUAL, 10-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5652IPFB Datasheet(HTML) 7 Page - Texas Instruments

Back Button DAC5652IPFB Datasheet HTML 3Page - Texas Instruments DAC5652IPFB Datasheet HTML 4Page - Texas Instruments DAC5652IPFB Datasheet HTML 5Page - Texas Instruments DAC5652IPFB Datasheet HTML 6Page - Texas Instruments DAC5652IPFB Datasheet HTML 7Page - Texas Instruments DAC5652IPFB Datasheet HTML 8Page - Texas Instruments DAC5652IPFB Datasheet HTML 9Page - Texas Instruments DAC5652IPFB Datasheet HTML 10Page - Texas Instruments DAC5652IPFB Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 27 page
background image
DAC5652
www.ti.com
SLAS452C – MARCH 2005 – REVISED DECEMBER 2010
ELECTRICAL CHARACTERISTICS
Digital specifications over TA, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Digital Input
VIH
High-level input voltage
2
3.3
V
VIL
Low-level input voltage
0
0.8
V
IIH
High-level input current
±50
µA
IIL
Low-level input current
±10
µA
IIH(GSET)
High-level input current, GSET pin
7
µA
IIL(GSET)
Low-level input current, GSET pin
–80
µA
IIH(MODE)
High-level input current, MODE pin
–30
µA
IIL(MODE)
Low-level input current, MODE pin
–80
µA
CI
Input capacitance
5
pF
SWITCHING CHARACTERISTICS
Digital specifications over TA, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Timing - Dual Bus Mode
tsu
Input setup time
1
ns
th
Input hold time
1
ns
tLPH
Input clock pulse high time
1
ns
tLAT
Clock latency (WRTA/B to outputs)
4
4
clk
tPD
Propagation delay time
1.5
ns
Timing - Single Bus Interleaved Mode
tsu
Input setup time
0.5
ns
th
Input hold time
0.5
ns
tLAT
Clock latency (WRTA/B to outputs)
4
4
clk
tPD
Propagation delay time
1.5
ns
Copyright © 2005–2010, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): DAC5652



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com