Electronic Components Datasheet Search
  English  ▼

X  

MF10 Datasheet(PDF) 4 Page - Texas Instruments

Part # MF10
Description  Universal Monolithic Dual Switched Capacitor Filter
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

MF10 Datasheet(HTML) 4 Page - Texas Instruments

  MF10 Datasheet HTML 1Page - Texas Instruments MF10 Datasheet HTML 2Page - Texas Instruments MF10 Datasheet HTML 3Page - Texas Instruments MF10 Datasheet HTML 4Page - Texas Instruments MF10 Datasheet HTML 5Page - Texas Instruments MF10 Datasheet HTML 6Page - Texas Instruments MF10 Datasheet HTML 7Page - Texas Instruments MF10 Datasheet HTML 8Page - Texas Instruments MF10 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 30 page
background image
Electrical Characteristics (Continued)
V
+ = +5.00V and V− = −5.00V unless otherwise specified. Boldface limits apply for T
MIN to TMAX; all other limits TA =TJ =
25˚C.
MF10ACN, MF10CCN,
MF10CCWM
Symbol
Parameter
Conditions
Typical
Tested
Design
Units
(Note
8)
Limit
Limit
(Note
9)
(Note
10)
(Note 5)
Max
(f
CLK/fO =
50)
−85
−85
Min
V
pin12 = +5V
S
A/B =V
−
−70
mV
Max
(f
CLK/fO =
50)
V
OS3
DC Offset Voltage
Min
V
pin12 = +5V
All Modes
−70
−100
−100
mV
(Note 5)
Max
(f
CLK/fO =
50)
−20
−20
V
OS2
DC Offset Voltage
V
pin12 =0V
S
A/B =V
+
−300
mV
(Note 5)
(f
CLK/fO =
100)
V
pin12 =0V
S
A/B =V
−
−140
mV
(f
CLK/fO =
100)
V
OS3
DC Offset Voltage
V
pin12 = 0V
All Modes
−140
mV
(Note 5)
(f
CLK/fO =
100)
V
OUT
Minimum Output
BP, LP Pins
R
L =5k
±4.25
±3.8
±3.8
V
Voltage Swing
N/AP/HP
Pin
R
L = 3.5k
±4.25
±3.8
±3.8
V
GBW
Op Amp Gain BW Product
2.5
MHz
SR
Op Amp Slew Rate
7
V/µs
Dynamic Range(Note 6)
V
pin12 = +5V
(f
CLK/fO = 50)
83
dB
V
pin12 =0V
(f
CLK/fO = 100)
80
dB
I
SC
Maximum Output Short
Source
20
mA
Circuit Current
(Note 7)
Sink
3.0
mA
Logic Input Characteristics
Boldface limits apply for T
MIN to TMAX; all other limits TA =TJ = 25˚C
MF10ACN, MF10CCN,
MF10CCWM
Parameter
Conditions
Typical
Tested
Design
Units
(Note 8)
Limit
Limit
(Note 9)
(Note 10)
CMOS Clock
Min Logical “1”
V
+ = +5V, V− = −5V,
+3.0
+3.0
V
Input Voltage
Max Logical “0”
V
LSh = 0V
−3.0
−3.0
V
Min Logical “1”
V
+ = +10V, V− = 0V,
+8.0
+8.0
V
Max Logical “0”
V
LSh = +5V
+2.0
+2.0
V
TTL Clock
Min Logical “1”
V
+ = +5V, V− = −5V,
+2.0
+2.0
V
Input Voltage
Max Logical “0”
V
LSh = 0V
+0.8
+0.8
V
www.national.com
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com