VSP01M02 datasheet(21/91 Pages) TI1

21 / 91 page

Mode Confusion

10-Bit

Address

(6-BitRegisterArea)

22-BitData

SDATA

10-Bit

Address

(AddA)

D21

6-Bit Data

(Storeto

AddA)

6-Bit Data

(Storeto

AddA+1)

6-Bit Data

(Storeto

AddA+2)

Ignored

SPIRecognition

Read and Write Batting

VSP01M01

VSP01M02

www.ti.com .................................................................................................................................................................................................. SBES016 – MARCH 2009

If 22 bits of data are sent to a 6-bit register area, the SPI recognizes continuous write mode, because usually

only 6-bit data should be sent to 6-bit register area in standard write mode, as shown in Figure 15. The

end-of-data point is recognized by the rising edge of CS.

Figure 15. Mode Confusion

SPI recognition is shown in Table 9.

Table 9. SPI Recognition

DATA WIDTH

ADDRESS AREA

6-BIT

16-BIT

22-BIT

32-BIT

6-bit register

Standard(1) (one word)

Continuous(2) (two words)

Continuous (three words)

Continuous (five words)

16-bit memory

Ignored

Standard (one word)

Standard(3) (one word)

Continuous (two words)

22-bit memory

Ignored

Standard (one word)

(1)

Shaded cells indicate standard operation.

(2)

Continuous = continuous write mode.

(3)

Standard = standard write mode.

Address 100h-3FFh is the memory area. HA, VA, and HS access this memory area to read programs. If the SPI

writes to the memory area during a program read, the programmed operation is cancelled. SPI operation should

be done with TG disable. If SPI operation must be done with TG enable (TG operating), the SPI must write for a

no-read term (no toggling term). For the register area (000h-0FFh), this precaution is not necessary.

The update timing of each register is specified in Table 10.

Table 10. Updated Timing

UPDATE TIMING

000h

Real time

001h-01Fh

Timing specified at bits 0-2 of 000h (AFE update)

020h-035h

Real time

036h[2:0]

VD; refer to the CCD Timing Composition section of the TG (Timing Generator) Section for details.

036h[5:3]

TRIG; refer to the CCD Timing Composition section of the TG (Timing Generator) Section for details.

037h-0FFh

Timing specified at bit 3 of 000h (TG update)

Submit Documentation Feedback

Product Folder Link(s): VSP01M01 VSP01M02

VSP01M02 Datasheet(PDF) 21 Page - Texas Instruments

VSP01M02 Datasheet(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL