Electronic Components Datasheet Search
  English  ▼

X  

STA3398 Datasheet(PDF) 65 Page - STMicroelectronics

Part # STA3398
Description  2.1-channel high-efficiency digital audio system
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA3398 Datasheet(HTML) 65 Page - STMicroelectronics

Back Button STA3398 Datasheet HTML 61Page - STMicroelectronics STA3398 Datasheet HTML 62Page - STMicroelectronics STA3398 Datasheet HTML 63Page - STMicroelectronics STA3398 Datasheet HTML 64Page - STMicroelectronics STA3398 Datasheet HTML 65Page - STMicroelectronics STA3398 Datasheet HTML 66Page - STMicroelectronics STA3398 Datasheet HTML 67Page - STMicroelectronics STA3398 Datasheet HTML 68Page - STMicroelectronics STA3398 Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 77 page
background image
STA339BW
Register description
Doc ID 15251 Rev 5
65/77
6.17
EQ coefficients and DRC configuration register (addr 0x31)
Bits AMGC[3:2] change the behavior of the bits AMGC[1:0] as given in Table 75 below.
When AMGC[3:2] = 01 then the bits 1:0 are defined as given here in Table 76.
AC0, AC1, AC2 settings are designed for the loudspeaker protection function, limiting at the
minimum any audio artefacts introduced by typical anti-clipping/DRC algorithms. More
detailed information is available in the applications notes “Configurable output power rate
using STA335BW” and “STA335BWS vs STA335BW”.
Bit XOB can be used to bypass the crossover filters. Logic 1 means that the function is not
active. In this case, high pass crossover filter works as a passtrough on the data path
(b0 = 1, all the other coefficients at logic 0) while the low pass filter is configured to have
zero signal on channel-3 data processing (all the coefficients are at logic 0).
6.18
Extended configuration register (addr 0x36)
Extended configuration register provides access to B2DRC and biquads 5, 6 and 7.
D7
D6
D5
D4
D3
D2
D1
D0
XOB
Reserved
AMGC[3]
AMGC[2]
Reserved
SEL[1]
SEL[0]
00
00
000
0
Table 74.
EQ RAM select
SEL[1:0]
EQ RAM bank selected
00/11
Bank 0 activated
01
Bank 1 activated
10
Bank 2 activated
Table 75.
Anti-clipping and DRC preset
AMGC[3:2]
Anti-clipping and DRC preset selected
00
DRC/Anti-clipping behavior described in Table 55 on page 47 (default).
01
DRC/Anti-clipping behavior is described in Table 76 below
10/11
Reserved, do not use
Table 76.
Anti-clipping selection for AMGC[3:2] = 01
AMGC[1:0]
Mode
00
AC0, stereo anticlipping 0 dB limiter
01
AC1, stereo anticlipping +1.25 dB limiter
10
AC2, stereo anticlipping +2 dB limiter
11
Reserved do not use
D7
D6
D5
D4
D3
D2
D1
D0
Mdrc[1]
Mdrc[0]
PS48DB
XAR1
XAR2
BQ5
BQ6
BQ7
00
00
000
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com