Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8912 Datasheet(PDF) 69 Page - Wolfson Microelectronics plc

Part # WM8912
Description  Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8912 Datasheet(HTML) 69 Page - Wolfson Microelectronics plc

Back Button WM8912 Datasheet HTML 65Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 66Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 67Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 68Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 69Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 70Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 71Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 72Page - Wolfson Microelectronics plc WM8912 Datasheet HTML 73Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 128 page
background image
Production Data
WM8912
w
PD, Rev 4.0, September 2010
69
DAC OPERATION AT 88.2K / 96K
The WM8912 supports DAC operation at 88.2kHz and 96kHz sample rates. This section details
specific conditions applicable to these operating modes.
For DAC operation at 88.2kHz or 96kHz sample rates, the available clocking configurations are
detailed in Table 45. DAC operation at these sample rates is achieved by setting the
SAMPLE_RATE field to half the required sample rate (eg. select 48kHz for 96kHz mode).
For DAC operation at 88.2kHz or 96kHz sample rates, the DAC_OSR128 register must be set to 0.
ReTune
TM Mobile can not be used during 88.2kHz or 96kHz operation, so EQ_ENA must be set to 0.
The SYSCLK frequency is derived from MCLK. The maximum MCLK frequency is defined in the
“Signal Timing Requirements” section.
SAMPLE RATE
REGISTER CONFIGURATION
CLOCKING RATIO
88.2kHz
SAMPLE_RATE = 101
CLK_SYS_RATE = 0001 (SYSCLK / fs = 128)
BCLK_DIV = 00010
LRCLK_RATE = 040h
SYSCLK = 128 x fs
96kHz
SAMPLE_RATE = 101
CLK_SYS_RATE = 0001 (SYSCLK / fs = 128)
BCLK_DIV = 00010
LRCLK_RATE = 040h
SYSCLK = 128 x fs
Table 45 DAC Operation at 88.2kHz and 96kHz Sample Rates



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com