Electronic Components Datasheet Search
  English  ▼

X  

PCM5142 Datasheet(PDF) 36 Page - Texas Instruments

Click here to check the latest version.
Part # PCM5142
Description  2VRMS DirectPath?? 112/106dB Audio Stereo DAC with 32-bit, 384kHz PCM Interface
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

PCM5142 Datasheet(HTML) 36 Page - Texas Instruments

Back Button PCM5142 Datasheet HTML 32Page - Texas Instruments PCM5142 Datasheet HTML 33Page - Texas Instruments PCM5142 Datasheet HTML 34Page - Texas Instruments PCM5142 Datasheet HTML 35Page - Texas Instruments PCM5142 Datasheet HTML 36Page - Texas Instruments PCM5142 Datasheet HTML 37Page - Texas Instruments PCM5142 Datasheet HTML 38Page - Texas Instruments PCM5142 Datasheet HTML 39Page - Texas Instruments PCM5142 Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 110 page
background image
BCK
tBCH
tBCL
tBCY
t
DS
t
DH
tBL
tLB
DATA
LRCK
0. 5 * DVDD
0. 5 * DVDD
0. 5 * DVDD
(Input)
(Input)
(Input)
DATA
0. 5 * DVDD
( Output)
tDOD
PCM5141, PCM5142
SLAS759A – AUGUST 2012 – REVISED SEPTEMBER 2012
www.ti.com
PCM Audio Data Formats and Timing
The PCM514x supports industry-standard audio data formats, including standard I2S and left-justified. Data
formats are selected using the FMT (pin 16), Low for I2S, and High for Left-justified. All formats require binary 2s-
complement, MSB-first audio data; up to 32-bit audio data is accepted.
The PCM514x also supports right-justified and TDM in software control mode. I2S, LJ, RJ, and TDM are selected
using Register (Pg0Reg40). All formats require binary 2s complement, MSB-first audio data. Up to 32 bits are
accepted. Default setting is I2S and 24 bit word length. The I2S slave timing is shown in Figure 27.
Figure 27. PCM514x Serial Audio Timing - Slave
Table 16. Audio Interface Slave Timing
Parameters
Min
Max
Units
tBCY
BCK Pulse Cycle Time
40
ns
tBCL
BCK Pulse Width LOW
16
ns
tBCH
BCK Pulse Width HIGH
16
ns
tBL
BCK Rising Edge to LRCK Edge
8
ns
tBCK
BCK frequency at DVDD = 3.3V
24.576
MHz
tBCK(1.8V)
BCK frequency at DVDD = 1.8V
12.288
MHz
tLB
LRCK Edge to BCK Rising Edge
8
ns
tDS
DATA Set Up Time
8
ns
tDH
DATA Hold Time
8
ns
tDOD
DATA delay time from BCK falling edge
15
ns
In software mode, the PCM514x can act as an I2S master, generating BCK and LRCK as outputs from the SCK
input.
Table 17. I2S Master Mode Registers
Register
Function
Page0, Register 9, D(0), D(4), and D(5)
I2S Master mode select
Register 32, D(6:0)
BCK divider and LRCK divider
Register 33, D(7:0)
36
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: PCM5141 PCM5142



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com