PCF8523TSSLASH1 datasheet(9/75 Pages) NXP

9 / 75 page

PCF8523

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 5 July 2012

9 of 74

NXP Semiconductors

PCF8523

Real-Time Clock (RTC) and calendar

8.2 Control and status registers

8.2.1 Register Control_1

[1]

Default value.

[2]

Must always be written with logic 0.

[3]

For a software reset, 01011000 (58h) must be sent to register Control_1 (see Section 8.3). Bit SR always

returns 0 when read.

Table 7.

Control_1 - control and status register 1 (address 00h) bit description

Bit

Symbol

Value

Description

CAP_SEL

internal oscillator capacitor selection for quartz

crystals with a corresponding load capacitance

0[1]

7pF

112.5 pF

0[1][2]

unused

5STOP

0[1]

RTC time circuits running

RTC time circuits frozen;

RTC divider chain flip-flops are

asynchronously set logic 0;

CLKOUT at 32.768 kHz, 16.384 kHz, or

8.192 kHz is still available

4SR

0[1][3]

no software reset

initiate software reset

12_24

0[1]

24 hour mode is selected

12 hour mode is selected

2SIE

0[1]

second interrupt disabled

second interrupt enabled

1AIE

0[1]

alarm interrupt disabled

alarm interrupt enabled

0CIE

0[1]

no correction interrupt generated

interrupt pulses are generated at every

correction cycle (see Section 8.8)

PCF8523TS/1 Datasheet(PDF) 9 Page - NXP Semiconductors

PCF8523TS/1 Datasheet(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL