Electronic Components Datasheet Search
  English  ▼

X  

ADV7177 Datasheet(PDF) 6 Page - Analog Devices

Part # ADV7177
Description  Integrated Digital CCIR-601 to PAL/NTSC Video Encoder
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7177 Datasheet(HTML) 6 Page - Analog Devices

Back Button ADV7177 Datasheet HTML 2Page - Analog Devices ADV7177 Datasheet HTML 3Page - Analog Devices ADV7177 Datasheet HTML 4Page - Analog Devices ADV7177 Datasheet HTML 5Page - Analog Devices ADV7177 Datasheet HTML 6Page - Analog Devices ADV7177 Datasheet HTML 7Page - Analog Devices ADV7177 Datasheet HTML 8Page - Analog Devices ADV7177 Datasheet HTML 9Page - Analog Devices ADV7177 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 38 page
background image
ADV7177/ADV7178
–6–
REV. 0
5 V TIMING SPECIFICATIONS
(VAA = 4.75 V – 5.25 V
1, V
REF = 1.235 V, RSET = 300
. All specifications TMIN to TMAX
2 unless
otherwise noted.)
Parameter
Conditions
Min
Typ
Max
Units
MPU PORT
3, 4
SCLOCK Frequency
0
100
kHz
SCLOCK High Pulsewidth, t1
4.0
µs
SCLOCK Low Pulsewidth, t2
4.7
µs
Hold Time (Start Condition), t3
After This Period the First Clock Is Generated
4.0
µs
Setup Time (Start Condition), t4
Relevant for Repeated Start Condition
4.7
µs
Data Setup Time, t5
250
ns
SDATA, SCLOCK Rise Time, t6
1
µs
SDATA, SCLOCK Fall Time, t7
300
ns
Setup Time (Stop Condition), t8
4.7
µs
ANALOG OUTPUTS
3, 5
Analog Output Delay
5ns
DAC Analog Output Skew
0
ns
CLOCK CONTROL
AND PIXEL PORT
3, 6
fCLOCK
27
MHz
Clock High Time, t9
8ns
Clock Low Time, t10
8ns
Data Setup Time, t11
3.5
ns
Data Hold Time, t12
4ns
Control Setup Time, t11
4ns
Control Hold Time, t12
3ns
Digital Output Access Time, t13
24
ns
Digital Output Hold Time, t14
4ns
Pipeline Delay, t15
37
Clock Cycles
RESET CONTROL
3, 4
RESET Low Time
6
ns
INTERNAL CLOCK CONTROL
Clock/2 Rise Time, t16
7ns
Clock/2 Fall Time, t17
7ns
OSD TIMING
4
OSD Setup Time, t18
6ns
OSD Hold Time, t19
2ns
NOTES
1The max/min specifications are guaranteed over this range.
2Temperature range T
MIN to TMAX: 0°C to +70°C.
3TTL input values are 0 to 3 volts, with input rise/fall times
≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. Analog output load
≤ 10 pF.
4Guaranteed by characterization.
5Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
6Pixel Port consists of the following:
Pixel Inputs:
P15–P0
Pixel Controls:
HSYNC, FIELD/VSYNC, BLANK
Clock Input:
CLOCK
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com