TPS22981

SLVSBM6 – DECEMBER 2012

www.ti.com

PIN FUNCTIONS

PIN

DESCRIPTION

NO.

NAME

1, 2, 3, 13, 15 GND

Device ground. All GND pins must be connected to board ground.

Fault condition output. This pin is an open drain pull-down indicating a fault condition. Place a pull-up

4

FAULTZ

5

EN

Device active-high enable.

6, 7

VHV

High voltage power supply input. See the Input Inductive Bounce at Short Circuit section for more information.

Sets the current limit for V3P3. Place resistor between this pin and GND. See Equation 3 to calculate resistor

8

ISET_V3P3

value.

Sets the current limit for VHV in S3 mode. Place resistor between this pin and GND. See Equation 1 to

9

ISET_S3

calculate resistor value.

Sets the current limit for VHV in S0 mode. Place resistor between this pin and GND. See Equation 2 to

10

ISET_S0

calculate resistor value.

11

HV_EN

Active-high voltage output enable.

12, 14

OUT

Power output. Place a minimum of 1µF capacitor as close to this pin as possible.

Enable VHV UVLO control of device enable. When asserted high, both V3P3 and VHV must be present for

16

ENHVU

device enable. When low, only V3P3 must be present for device enable.

17

S0

When this pin is asserted, the device is put in S0 mode. Otherwise the device operates in S3 mode.

3.3V bypass output. When ENHVU is low, this path is enabled by EN and the V3P3 UVLO. When ENHVU is

18

V3P3OUT

high, this path is enabled by EN and both the V3P3 UVLO and the VHV UVLO. Place a minimum of 0.1µF

capacitor as close to this pin as possible.

19, 20

V3P3

3.3V power supply input. Place a minimum of 0.1µF capacitor as close to this pin as possible.

EP

GND

Exposed pad must be connected to device GND.

6

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Product Folder Links: TPS22981