Electronic Components Datasheet Search
  English  ▼

X  

OR3LP26B Datasheet(PDF) 123 Page - Agere Systems

Part # OR3LP26B
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3LP26B Datasheet(HTML) 123 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 119Page - Agere Systems OR3LP26B Datasheet HTML 120Page - Agere Systems OR3LP26B Datasheet HTML 121Page - Agere Systems OR3LP26B Datasheet HTML 122Page - Agere Systems OR3LP26B Datasheet HTML 123Page - Agere Systems OR3LP26B Datasheet HTML 124Page - Agere Systems OR3LP26B Datasheet HTML 125Page - Agere Systems OR3LP26B Datasheet HTML 126Page - Agere Systems OR3LP26B Datasheet HTML 127Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 184 page
background image
Lucent Technologies Inc.
123
Data Sheet
ORCA OR3LP26B FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
Configuration Space of the PCI Core
The following section describes the configuration space of the PCI core. This includes the layout and organization
as called out in the PCI Specification as well as details specific to the PCI core’s implementation. Note that the
term configuration has two meanings: in the FPGA context, it refers to the programming of the FPGA’s SRAM to
define its functionality, and in the PCI context, it refers to the process of initializing the personality of the PCI agent
residing at a specific location or card slot via a data space that is physically addressed. The PCI’s configuration
space is being discussed here.
PCI Bus Configuration Space Organization
Table 41 shows the layout of the PCI core’s configuration space. The header type is 00 hex (non-PCI-to-PCI
bridge). All required and many optional features are implemented. Note that the defined space extends beyond 3F
hex, and includes provisions for hot swap and FPGA configuration via the PCI bus. Table 42 further details the con-
tent and function of each register in the PCI configuration space.
Table 41. Configuration Space Layout
31
16 15
0
Device ID
Vendor ID
00h
Status
Command
04h
Class Code
Revision ID
08h
BIST
Header Type
Latency Timer
Cache Line Size
0Ch
Base Address Registers
10h
14h
18h
1Ch
20h
24h
Cardbus CIS Pointer
28h
Subsystem ID
Subsystem Vendor ID
2Ch
Expansion ROM Base Address
30h
Reserved
Cap_Ptr
34h
Max_Lat
Min_Gnt
Interrupt Pin
Interrupt Line
3Ch
Reserved
FPGA Configuration Command-Status Register
40h
FPGA Configuration Data Register
44h
Scratch Register
48c
Reserved
40c
Reserved
HS_CSR
Next Item
Capability ID
48h
Reserved
54h
thru
FFh



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com