| Electronic Components Datasheet Search |
|
IP1837 Datasheet(PDF) 25 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IP1837 Datasheet(HTML) 25 Page - International Rectifier |
|
25 / 40 page ![]() iP1837 Highly Integrated 35A Single‐input Voltage, Synchronous Buck Regulator March 5, 2012 | V1.26 25 97600 These result in: FLC=25.58kHz FESR=4.4MHz Fs/2=300kHz Select crossover frequency Fo=110 kHz Since FLC<Fo<Fs/2<FESR, Type III is selected to place the pole and zeros. Detailed calculation of compensation Type III: Desired Phase Margin Θ = 80° kHz 9.62 sin 1 sin 1 2 o Z F F kHz 1257.31 sin 1 sin 1 2 o P F F kHz 4.81 * 0.5 2 1 Z Z F F kHz 300 * 0.5 3 s P F F Select: C7 = 2.2nF Calculate: R3, C3 and C4: kΩ 4.75 ; * * * * * * 2 3 7 3 R F V C C L F R m in o o o Select: R3 = 4.22 kΩ nF 8.2 : Select nF, 7.84 ; * * 2 1 4 4 3 1 4 C C R F C Z pF 120 : Select , pF 125.71 ; * * 2 1 3 3 3 3 3 C C R F C P Calculate: R10, R8 and R9: Ω 57.6 : Select , Ω 60 ; * * 2 1 10 10 2 7 10 R R F C R P , kΩ 7.46 ; - * * 2 1 8 10 2 7 8 R R F C R Z Select: R8 = 7.5 kΩ PROGRAMMING THE CURRENT‐LIMIT The Current‐Limit threshold can be set by connecting a resistor (ROCSet) from the SW pin to the OCSet pin. The resistor can be selected by using Table 2. In order to set a trip current of 40A, we may select ROCSet = 54.9K, using Table 2. SETTING THE POWER GOOD THRESHOLD A window comparator internally sets a lower Power Good threshold at 0.51V and an upper Power Good threshold at 0.7V. When the voltage at the Voso pin is within the window set by these thresholds, PGood is asserted. The power good output PGD is an open drain output. Hence, it is necessary to use a pull up resistor RPG from PGD pin to Vcc. The value of the pull‐up resistor must be chosen such as to limit the current flowing into the PGD pin, when the output voltage is not in regulation, to less than 5mA. A typical value used is 10kΩ. It must be noted that if the voltage on Voso exceeds the upper threshold 0.7V, not only is PGD de‐asserted, but also an overvoltage fault is flagged, following which, even if the overvoltage condition gets resolved, the converter can be re‐started only by cycling Vcc or Enable. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |