EP3C40 datasheet(70/274 Pages) ALTERA

70 / 274 page

5–10

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family

Cyclone III Device Family PLL Hardware Overview

Cyclone III Device Handbook

July 2012

Altera Corporation

Volume 1

Cyclone III Device Family PLL Hardware Overview

This section gives a hardware overview of the Cyclone III device family PLL.

Figure 5–6 shows a simplified block diagram of the major components of the PLL of

the Cyclone III device family.

1 The VCO post-scale counter K is used to divide the supported VCO range by two. The

VCO frequency reported by the Quartus II software in the PLL summary section of

the compilation report takes into consideration the VCO post-scale counter value.

Therefore, if the VCO post-scale counter has a value of 2, the frequency reported is

lower than the fVCO specification specified in the Cyclone III Device Data Sheet and

Cyclone III LS Device Data Sheet chapters.

External Clock Outputs

Each PLL of the Cyclone III device family supports one single-ended clock output or

one differential clock output. Only the C0 output counter can feed the dedicated

external clock outputs, as shown in Figure 5–7, without going through the GCLK.

Other output counters can feed other I/O pins through the GCLK.

Figure 5–6. Cyclone III Device Family PLL Block Diagram

(1)

Notes to Figure 5–6:

(1) Each clock source can come from any of the four clock pins located on the same side of the device as the PLL.

(2) This is the VCO post-scale counter K.

(3) This input port is fed by a pin-driven dedicated GCLK, or through a clock control block if the clock control block is fed by an output from another

PLL or a pin-driven dedicated GCLK. An internally generated global signal cannot drive the PLL.

Clock

Switchover

Block

inclk0

inclk1

Clock inputs

from pins

GCLK

pfdena

clkswitch

clkbad0

clkbad1

activeclock

PFD

LOCK

circuit

lock

÷n

VCO

÷2 (2)

÷C0

÷C1

÷C2

÷C3

÷C4

÷M

PLL

output

mux

GCLKs

External clock

output

GCLK

networks

no compensation;

ZDB mode

source-synchronous;

normal mode

VCO

Range

Detector

VCOOVRR

VCOUNDR

(3)

EP3C40 Datasheet(PDF) 70 Page - Altera Corporation

EP3C40 Datasheet(HTML) 70 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL