Electronic Components Datasheet Search
  English  ▼

X  

3.3-VLVCMOS Datasheet(PDF) 19 Page - Altera Corporation

Part # 3.3-VLVCMOS
Description  This chapterdescribes the electric characteristics, switching characteristics,and I/O timing for Cyclone III devices. A glossary is also included for your reference
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

3.3-VLVCMOS Datasheet(HTML) 19 Page - Altera Corporation

Back Button 3.3-VLVCMOS Datasheet HTML 15Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 16Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 17Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 18Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 19Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 20Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 21Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 22Page - Altera Corporation 3.3-VLVCMOS Datasheet HTML 23Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 34 page
background image
Chapter 1: Cyclone III Device Datasheet
1–19
Switching Characteristics
July 2012
Altera Corporation
Cyclone III Device Handbook
Volume 2
Device
operation in
Mbps
×10
100
—
170
100
—
170
100
—
170
Mbps
×8
80
—
170
80
—
170
80
—
170
Mbps
×7
70
—
170
70
—
170
70
—
170
Mbps
×4
40
—
170
40
—
170
40
—
170
Mbps
×2
20
—
170
20
—
170
20
—
170
Mbps
×1
10
—
170
10
—
170
10
—
170
Mbps
tDUTY
—
45
—
55
45
—
55
45
—
55
%
TCCS
—
—
—
200
—
—
200
—
—
200
ps
Output jitter
(peak to
peak)
—
—
—
500
—
—
500
—
—
550
ps
tRISE
20 – 80%,
CLOAD = 5 pF
—
500
—
—
500
—
—
500
—
ps
tFALL
20 – 80%,
CLOAD = 5 pF
—
500
—
—
500
—
—
500
—
ps
tLOCK (2)
——
—
1
—
—
1
—
—
1
ms
Notes to Table 1–27:
(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O banks.
(2) tLOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications (1) (Part 2 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Table 1–28. Cyclone III Devices Mini-LVDS Transmitter Timing Specifications (1), (2)
(Part 1 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK (input
clock
frequency)
×10
5
—
200
5
—
155.5
5
—
155.5
MHz
×8
5
—
200
5
—
155.5
5
—
155.5
MHz
×7
5
—
200
5
—
155.5
5
—
155.5
MHz
×4
5
—
200
5
—
155.5
5
—
155.5
MHz
×2
5
—
200
5
—
155.5
5
—
155.5
MHz
×1
5
—
400
5
—
311
5
—
311
MHz
Device
operation in
Mbps
×10
100
—
400
100
—
311
100
—
311
Mbps
×8
80
—
400
80
—
311
80
—
311
Mbps
×7
70
—
400
70
—
311
70
—
311
Mbps
×4
40
—
400
40
—
311
40
—
311
Mbps
×2
20
—
400
20
—
311
20
—
311
Mbps
×1
10
—
400
10
—
311
10
—
311
Mbps
tDUTY
—
45
—
55
45
—
55
45
—
55
%
TCCS
—
—
—
200
—
—
200
—
—
200
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com