Electronic Components Datasheet Search
  English  ▼

X  

AM3703CUS Datasheet(PDF) 265 Page - Texas Instruments

Click here to check the latest version.
Part # AM3703CUS
Description  Sitara ARM Microprocessors
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3703CUS Datasheet(HTML) 265 Page - Texas Instruments

Back Button AM3703CUS Datasheet HTML 261Page - Texas Instruments AM3703CUS Datasheet HTML 262Page - Texas Instruments AM3703CUS Datasheet HTML 263Page - Texas Instruments AM3703CUS Datasheet HTML 264Page - Texas Instruments AM3703CUS Datasheet HTML 265Page - Texas Instruments AM3703CUS Datasheet HTML 266Page - Texas Instruments AM3703CUS Datasheet HTML 267Page - Texas Instruments AM3703CUS Datasheet HTML 268Page - Texas Instruments AM3703CUS Datasheet HTML 269Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 265 / 280 page
background image
SWPS038-107
sdti_clk
sdti_txd[3:0]
Header
Header
Ad[7:4]
Ad[3:0]
Da[15:12]
Da[11:8]
Da[7:4]
Da[3:0]
SD1
SD2
SD3
SD3
AM3715, AM3703
www.ti.com
SPRS616F
– JUNE 2010 – REVISED AUGUST 2011
6.6.9.2
System Debug Trace Interface (SDTI)
The System Debug Trace Interface (SDTI) module provides real-time software tracing functionality to the
device. The trace interface has four trace data pins and a trace clock pin.
This interface is a dual-edge interface:
•
The data are available on rising and falling edge of sdti_clk.
•
But can be also configured in single-edge mode where data are available on the falling edge of
sdti_clk.
Serial interface operates in clock stop regime: serial clock is not free-running; when there is no trace data,
there is no trace clock.
6.6.9.2.1 SDTI
—Dual-Edge Mode
Table 6-139 assumes testing over the recommended operating conditions and electrical characteristic
conditions below (see Figure 6-80).
Table 6-138. SDTI Timing Conditions
—Dual-Edge Mode
TIMING CONDITION PARAMETER
VALUE
UNIT
Output Condition
CLOAD
Output load capacitance(1)
25
pF
(1) Buffer strength configuration: LB0 = 1.
Table 6-139. SDTI Switching Characteristics
—Dual-Edge Mode(2)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
SD1
1 / tc(clk)
Frequency, output clock sdti_clk
34.5
34.5
MHz
SD2
tw(clk)
Pulse duration, output clock sdti_clk high or low
0.5P(1)
–
0.5P(1) +
0.5P(1)
–
0.5P(1) +
ns
1.2
1.2
1.2
1.2
SD3
td(clk-txd)
Delay time, output clock sdti_clk
Multiplexing mode on
2.3
10.9
2.3
10.9
ns
transition to output data
etk pins
sdti_txd[3:0] transition
Multiplexing mode on
2.3
13.9
2.3
13.9
jtag_emu pins
(1) P = sdti_clk clock period in ns
(2) See Section 4.3.4, Processor Clocks.
Figure 6-80. SDTI
—Dual-Edge Mode
Copyright
© 2010–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics
265
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com