Electronic Components Datasheet Search
  English  ▼

X  

AM3703CUS Datasheet(PDF) 264 Page - Texas Instruments

Click here to check the latest version.
Part # AM3703CUS
Description  Sitara ARM Microprocessors
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM3703CUS Datasheet(HTML) 264 Page - Texas Instruments

Back Button AM3703CUS Datasheet HTML 260Page - Texas Instruments AM3703CUS Datasheet HTML 261Page - Texas Instruments AM3703CUS Datasheet HTML 262Page - Texas Instruments AM3703CUS Datasheet HTML 263Page - Texas Instruments AM3703CUS Datasheet HTML 264Page - Texas Instruments AM3703CUS Datasheet HTML 265Page - Texas Instruments AM3703CUS Datasheet HTML 266Page - Texas Instruments AM3703CUS Datasheet HTML 267Page - Texas Instruments AM3703CUS Datasheet HTML 268Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 264 / 280 page
background image
etk_clk
etk_ctl
etk_d[15:0]
TPIU1
TPIU2
TPIU3
TPIU4
TPIU5
TPIU5
TPIU4
SWPS038-106
AM3715, AM3703
SPRS616F
– JUNE 2010 – REVISED AUGUST 2011
www.ti.com
6.6.9
Test Interfaces
6.6.9.1
Embedded Trace Macro Interface (ETM)
Table 6-137 assumes testing over the recommended operating conditions and electrical characteristic
conditions below (see Figure 6-79).
Table 6-136. ETM Timing Conditions
—Transmit Mode
TIMING CONDITION PARAMETER
VALUE
UNIT
MIN
MAX
Output Condition
CLOAD
Output load capacitance(1)
10
pF
(1) Buffer strength configuration: LB0 = 1.
Table 6-137. ETM Switching Characteristics
—Transmit Mode(4)
NO.
PARAMETER
OPP100
OPP50
UNIT
MIN
MAX
MIN
MAX
TPIU1
1 / tc(clk)
Frequency(3), output clock etk_clk
166
166
MHz
TPIU2
tw(clkH)
Pulse duration, output clock etk_clk high
0.5P(1)
0.5P(1)
ns
TPIU3
tw(clkL)
Pulse duration, output clock etk_clk low
0.5P(1)
0.5P(1)
ns
tdc(clk)
Duty cycle error, output clock etk_clk
–301
301
–301
301
ps
tJ(clk)
Jitter standard deviation(2), output clock etk_clk
65
65
ps
tR(clk)
Rise time, output clock etk_clk
1.2
1.2
ns
tF(clk)
Fall time, output clock etk_clk
1.2
1.2
ns
TPIU4
td(clk-ctl)
Delay time, output clock etk_clk low/high to output
0.839
0.839
ns
control etk_ctl transition
TPIU5
td(clkH-d)
Delay time, output clock etk_clk low/high to output
0.839
0.839
ns
data etk_d[15:0] transition
tR(d/ctl)
Rise time, output data etk_d[15:0] and output control
1.2
1.2
ns
etk_ctl
tF(d/ctl)
Fall time, output data etk_d[15:0] and output control
1.2
1.2
ns
etk_ctl
(1) P = etk_clk period in ns
(2) The jitter probability density can be approximated by a Gaussian function.
(3) Related with the etm_clk maximum frequency.
(4) See Section 4.3.4, Processor Clocks.
Figure 6-79. ETM
—Transmit Mode
264
Timing Requirements and Switching Characteristics
Copyright
© 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com