Electronic Components Datasheet Search
  English  ▼

X  

AD8021 Datasheet(PDF) 20 Page - Analog Devices

Part # AD8021
Description  18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN)
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8021 Datasheet(HTML) 20 Page - Analog Devices

Back Button AD8021 Datasheet HTML 16Page - Analog Devices AD8021 Datasheet HTML 17Page - Analog Devices AD8021 Datasheet HTML 18Page - Analog Devices AD8021 Datasheet HTML 19Page - Analog Devices AD8021 Datasheet HTML 20Page - Analog Devices AD8021 Datasheet HTML 21Page - Analog Devices AD8021 Datasheet HTML 22Page - Analog Devices AD8021 Datasheet HTML 23Page - Analog Devices AD8021 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 28 page
background image
AD7986
Rev. B | Page 20 of 28
CS MODE, 3-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7986 is connected
to an SPI-compatible digital host having an interrupt input.
It is only available in normal conversion mode (TURBO = low).
The connection diagram is shown in Figure 27, and the
corresponding timing is given in Figure 28.
With SDI tied to VIO, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. SDO
is maintained in high impedance until the completion of the
conversion irrespective of the state of CNV. Prior to the minimum
conversion time, CNV can be used to select other SPI devices,
such as analog multiplexers, but CNV must be returned low
before the minimum conversion time elapses and then held low
for the maximum possible conversion time to guarantee the
generation of the busy signal indicator.
When the conversion is complete, SDO goes from high imped-
ance to low impedance. With a pull-up on the SDO line, this
transition can be used as an interrupt signal to initiate the data
reading controlled by the digital host. The AD7986 then enters
the acquisition phase and powers down. The data bits are then
clocked out, MSB first, by subsequent SCK falling edges. The
data is valid on both SCK edges. Although the rising edge can
be used to capture the data, a digital host using the SCK falling
edge allows a faster reading rate, provided that it has an acceptable
hold time. After the optional 19th SCK falling edge, SDO returns
to high impedance.
If multiple AD7986 devices are selected at the same time, the
SDO output pin handles this contention without damage or
induced latch-up. Meanwhile, it is recommended to keep this
contention as short as possible to limit extra power dissipation.
AD7986
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
VIO
IRQ
VIO
47k
TURBO
Figure 27. CS Mode, 3-Wire with Busy Indicator Connection Diagram (SDI High)
SDO
D17
D16
D1
D0
tDIS
SCK
1
2
3
17
18
19
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCONV
tCYC
ACQUISITION
TURBO = 0
SDI = 1
tCNVH
tACQ
tQUIET
(QUIET
TIME)
Figure 28. CS Mode, 3-Wire with Busy Indicator Serial Interface Timing (SDI High)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com