Electronic Components Datasheet Search
  English  ▼

X  

AD7862 Datasheet(PDF) 4 Page - Analog Devices

Part # AD7862
Description  Simultaneous Sampling Dual 250 kSPS 12-Bit ADC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7862 Datasheet(HTML) 4 Page - Analog Devices

  AD7862 Datasheet HTML 1Page - Analog Devices AD7862 Datasheet HTML 2Page - Analog Devices AD7862 Datasheet HTML 3Page - Analog Devices AD7862 Datasheet HTML 4Page - Analog Devices AD7862 Datasheet HTML 5Page - Analog Devices AD7862 Datasheet HTML 6Page - Analog Devices AD7862 Datasheet HTML 7Page - Analog Devices AD7862 Datasheet HTML 8Page - Analog Devices AD7862 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
AD7862
–4–
REV. 0
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7862 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
TIMING CHARACTERISTICS1, 2
A, B
S
Parameter
Versions
Version
Units
Test Conditions/Comments
tCONV
3.6
3.6
µs max
Conversion Time
tACQ
0.3
0.3
us max
Acquisition Time
Parallel Interface
t1
0
0
ns min
CS
to RD Setup Time
t2
0
0
ns min
CS
to RD Hold Time
t3
35
45
ns min
CONVST
Pulse Width
t4
35
45
ns min
Read Pulse Width
t5
3
12
12
ns min
Data Access Time After Falling Edge of RD
60
70
ns max
t6
4
5
5
ns min
Bus Relinquish Time After Rising Edge of RD
30
40
ns max
t7
40
40
ns min
Time Between Consecutive Reads
NOTES
1Sample tested at +25
°C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of +5 V) and timed from a voltage level of +1.6 V.
2 See Figure 1.
3Measured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.0 V.
4These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
Specifications subject to change without notice.
(VDD = +5 V
5%, AGND = DGND = 0 V, REF = Internal. All Specifications TMIN to TMAX unless
otherwise noted.)
VA1
VA2
VB1
VB2
t
3
t
1
t
2
t
4
t
5
t
6
t
CONV
t7
CONVST
BUSY
A0
CS
RD
DATA
.........
.........
Figure 1. Timing Diagram
+1.6V
1.6mA
200µA
50pF
TO
OUTPUT
PIN
Figure 2. Load Circuit for Access Time and Bus Relinquish Time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com