Electronic Components Datasheet Search
  English  ▼

X  

MP1907 Datasheet(PDF) 12 Page - Monolithic Power Systems

Part # MP1907
Description  100V, 2.5A, High Frequency Half-bridge Gate Driver
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP1907 Datasheet(HTML) 12 Page - Monolithic Power Systems

Back Button MP1907 Datasheet HTML 7Page - Monolithic Power Systems MP1907 Datasheet HTML 8Page - Monolithic Power Systems MP1907 Datasheet HTML 9Page - Monolithic Power Systems MP1907 Datasheet HTML 10Page - Monolithic Power Systems MP1907 Datasheet HTML 11Page - Monolithic Power Systems MP1907 Datasheet HTML 12Page - Monolithic Power Systems MP1907 Datasheet HTML 13Page - Monolithic Power Systems MP1907 Datasheet HTML 14Page - Monolithic Power Systems MP1907 Datasheet HTML 15Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 12 / 15 page
background image
MP1907―100V, 2.5A, HIGH FREQUENCY HALF-BRIDGE GATE DRIVER
MP1907 Rev. 1.1
www.MonolithicPower.com
12
11/20/2013
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2013 MPS. All Rights Reserved.
OPERATION
Switch Shoot-through Protection
The input signals of INH and INL are controlled
independently. Input shoot-through protection
circuitry is implemented to prevent shoot-
through between the HSFET and LSFET
outputs. Only one of the FET drivers can be ON
at one time. If both INH and INL are high at the
same time, both HSFET and LSFET will be
OFF.
Under Voltage Lock Out
When VDD or BST goes below their respective
UVLO thresholds, both DRVH and DRVL
outputs will go low to turn off both FETs. Once
VDD rises above the UVLO threshold, both
DRVH and DRVL will stay low until a rising
edge is detected on either INH or INL.
The truth table in Table 1 details the operation
of the HSFET and LSFET under different INH,
INL and UVLO conditions
Table1 States of Driver Output under different conditions
EN
BST-SW
Voltage
VDD Voltage
INH
INL
DRVH
DRVL
UVLO Latch
status
Operating
Condition
0
X
X
X
X
Open
200kΩ
pull down
X
X
X
X
0
0
0
0
X
X
X
1
1
0
0
X
X
Above UVLO
0
1
0
1
Normal
Above
UVLO
Above UVLO
1
0
1
0
Normal
Normal Operation
Falls below
UVLO
Above UVLO
X
X
0
0
Normal to
Tripped
Above
UVLO
Falls below
UVLO
X
X
0
0
Normal to
Tripped
Normal-to-Tripped
Transition
X
Above UVLO
0 or 1 0 or 1
0
0
Tripped
X
Below UVLO
X
X
0
0
Tripped
When UVLO latch is
tripped.
X
Above UVLO
0 to 1 0 to 1
0
0
Tripped, Reset
by INL & INH
X
Above UVLO
1 to 0
1
0
0 to 1
Tripped, Reset
by INH Falling
Below
UVLO
Above UVLO
1
1 to 0
0
0
Tripped, Reset
by INL Falling
Above
UVLO
Above UVLO
1
1 to 0
0 to 1
0
Tripped, Reset
by INL Falling
Below
UVLO
Above UVLO
0
0 to 1
0
0 to 1
Tripped, Reset
by INL
Below
UVLO
Above UVLO
0 to 1
0
0
0
Tripped, Reset
by INH
1
Above
UVLO
Above UVLO
0 to 1
0
0 to 1
0
Tripped, Reset
by INH
Tripped to Normal
Transition
Note: x = Don’t Care.
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com