MP2107/MP2107A – 4A, 6V SYNCHRONOUS STEP-DOWN SWITCHING REGULATOR

MP2107/MP2107A Rev. 1.1

www.MonolithicPower.com

4

10/13/2010

MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.

© 2010 MPS. All Rights Reserved.

PIN FUNCTIONS

SOIC

Pin#

QFN

Pin#

Name

Description

–

6

POK

in shutdown.

3

4, 7

IN

Input Supply. A decoupling capacitor to ground is required close to these pins to

reduce switching spikes.

6, 7

3, 8

SW

Switch Node Connection to the Inductor. These pins connect to the internal high

and low-side power MOSFET switches. All SW pins must be connected together

externally.

2

2, 9

GND

Ground. Connect these pins with larger copper areas to the negative terminals of

the input and output capacitors.

4

5

BS

Bootstrap. A capacitor between this pin and SW provides a floating supply for the

high-side gate driver.

1

1

FB

Feedback. This is the input to the error amplifier. An external resistive divider

connects this pin between the output and GND. The voltage on the FB pin

compares to the internal 0.8V reference to set the regulation voltage.

8

10

EN/SYNC

Enable and Frequency Synchronization Input Pin. Forcing this pin below 0.4V

shuts down the part. Forcing this pin above 1.6V turns on the part. Applying a

1MHz to 2MHz clock signal to this pin synchronizes the internal oscillator frequency

to the external clock.

5

–

VCC

Logic circuitry bias supply. Connect directly to VIN or 3.3V to 5V supply. Bypass

with a low ESR 1µF ceramic capacitor as close to the pin as possible