Electronic Components Datasheet Search
  English  ▼

X  

MP2116 Datasheet(PDF) 4 Page - Monolithic Power Systems

Part # MP2116
Description  2A, 6V, 100% Duty Cycle Synchronous Step-Down Converter with 0.5A LDO
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MPS [Monolithic Power Systems]
Direct Link  http://www.monolithicpower.com
Logo MPS - Monolithic Power Systems

MP2116 Datasheet(HTML) 4 Page - Monolithic Power Systems

  MP2116 Datasheet HTML 1Page - Monolithic Power Systems MP2116 Datasheet HTML 2Page - Monolithic Power Systems MP2116 Datasheet HTML 3Page - Monolithic Power Systems MP2116 Datasheet HTML 4Page - Monolithic Power Systems MP2116 Datasheet HTML 5Page - Monolithic Power Systems MP2116 Datasheet HTML 6Page - Monolithic Power Systems MP2116 Datasheet HTML 7Page - Monolithic Power Systems MP2116 Datasheet HTML 8Page - Monolithic Power Systems MP2116 Datasheet HTML 9Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
MP2116 –2A, 6V, 100% DUTY CYCLE SYNCHROOUS STEP-DOWN CONVERTER WITH 0.5A LDO
MP2116 Rev.1.0
www.MonolithicPower.com
4
1/17/2013
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication
© 2013 MPS. All Rights Reserved.
PIN FUNCTIONS
Pin #
Name
Description
1
FB1
Feedback Input for the switcher output VOUT1.
2
EN1
Enable Input for the switcher.
3
IN1
Main Input Supply Pin. Input supply for both the switcher and the low dropout (LDO)
linear regulator, except the LDO output power device.
4
SW1
Switch node of the switcher.
5
GND
(Exposed Pad)
Ground. Exposed pad must be connected to GND pin.
6
IN2
Input Supply for the linear regulator LDO output power device. Bypass with a 2.2uF
from IN2 to GND.
7
OUT2
Output of the 500mA LDO. The LDO is designed to be stable with an external 4.7µF
ceramic capacitor (minimum).
8
PWROK
Power OK Open Drain Output. HIGH output indicates that both outputs are within
±10%
of the regulation value. LOW output indicates that the output is out of
±10% window.
PWROK is pulled down in shutdown. The PWROK window comparators have 50μs
deglitch timer for the switcher and 150µs deglitch timer for the linear regulator LDO to
avoid false trigger during load transient.
9
EN2
Enable Input for the low-dropout LDO
10
FB2
Feedback Input for the LDO output VOUT2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com