Electronic Components Datasheet Search
  English  ▼

X  

AS3543 Datasheet(PDF) 67 Page - ams AG

Part # AS3543
Description  High End Stereo Audio Codec wi th System PMU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3543 Datasheet(HTML) 67 Page - ams AG

Back Button AS3543 Datasheet HTML 63Page - ams AG AS3543 Datasheet HTML 64Page - ams AG AS3543 Datasheet HTML 65Page - ams AG AS3543 Datasheet HTML 66Page - ams AG AS3543 Datasheet HTML 67Page - ams AG AS3543 Datasheet HTML 68Page - ams AG AS3543 Datasheet HTML 69Page - ams AG AS3543 Datasheet HTML 70Page - ams AG AS3543 Datasheet HTML 71Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 92 page
background image
www.austriamicrosystems.com
Revision 1.11
66 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 60. Hibernation Register
Name
Base
Default
Hibernation
2-wire serial
00h
Offset: 17h-6
PMU Hibernation Control Register
Hibernation starts when writing this register.
This is an extended register and needs to be enabled by writing 110b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
-
0
n/a
6
KEEP_PVDD2
0
R/W
Keeps the programmed PVDD2 level during hibernation.
0: power down PVDD2
1: keep PVDD2
5
KEEP_PVDD1
0
R/W
Keeps the programmed PVDD1 level during hibernation.
0: power down PVDD1
1: keep PVDD1
4:2
-
000
n/a
1
KEEP_CVDD2
0
R/W
Keeps the programmed CVDD2 level during hibernation.
0: power down CVDD2
1: keep CVDD2
0
KEEP_CVDD1
0
R/W
Keeps the programmed PVDD1 level during hibernation.
0: power down CVDD1
1: keep CVDD1
Table 61. DCDC_Cntr Register
Name
Base
Default
DCDC_Cntr
2-wire serial
00h
Offset: 17h-7
DC/DC Step Down Control Register
This is an extended register and needs to be enabled by writing 111b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
CVDD2_fast
0
R/W
Selects a faster regulation mode for CVDD2 suitable for larger
load changes.
0: normal mode, Cext=10uF
1: fast mode, Cext=22uF required
6
CVDD1_fast
0
R/W
Selects a faster regulation mode for CVDD1 suitable for larger
load changes.
0: normal mode, Cext=10uF
1: fast mode, Cext=22uF required
5
CVDD2_freq
0
R/W
Selects the switching frequency for DCDC2
0: 2MHz
1: 1MHz
4
CVDD1_freq
0
R/W
Selects the switching frequency for DCDC2
0: 2MHz
1: 1MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com