CDC7005RGZ datasheet(3/34 Pages) TI

3 / 34 page

CDC7005

3.3V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER

SCAS685L− DECEMBER 2002 − REVISED JUNE 2009

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Pin Functions

TYPE

DESCRIPTION

NAME

BGA

QFN

TYPE

DESCRIPTION

AVCC

C3, C4, C5, C6, C7

27, 30, 32, 38, 39

Power

3.3-V analog power supply

CP_OUT

Charge pump output

CTRL_LE

LVCMOS input, control load enable for serial programmable

interface (SPI) with hysteresis. Unused or floating inputs must be

tied to proper logic level. It is recommend to use a 20k

Ω or larger

pull−up resistor to VCC.

CTRL_CLK

LVCMOS input, serial control clock input for SPI, with hysteresis.

Unused or floating inputs must be tied to proper logic level. It is

recommend to use a 20k

Ω or larger pull−up resistor to VCC.

CTRL_DATA

LVCMOS input, serial control data input for SPI, with hysteresis.

Unused or floating inputs must be tied to proper logic level. It is

recommend to use a 20k

Ω or larger pull−up resistor to VCC.

GND

B2, B3, B4, B5, B6,

B7, B8, C2, D2, D3,

D4, D5, D6, E2, F2,

F3, F4, F5, F6

Thermal pad and

pin 24

Ground

I_REF

Current path for external reference resistor (12 k

Ω ±1%) to support

an accurate charge pump current, optional. Do not use any

capacitor across this resistor to prevent noise coupling via this

node. If internal 12 k

Ω is selected (default setting), this pin can be

left open.

−

Not connected

NPD

LVCMOS input, asynchronous power down (PD) signal active on

low. Switches all current sources off, resets all dividers to default

values, and 3-states all outputs. Has an internal 150-k

Ω pullup

resistor.

Note 2: It is recommended to ramp up NPD at the same time with

VCC and AVCC or later. The ramp up rate should not be faster than

the ramp up rate of VCC and AVCC

NRESET

LVCMOS input, asynchronous reset signal active on low. Resets

the counter of all dividers to zero keeping its divider values the

same. It has an internal 150-k

Ω pullup resistor. Yx outputs are

switched low during reset.

OPA_IN

Inverting input of the op amp, see Note 1

OPA_OUT

Output of the op amp, see Note 1

OPA_IP

Noninverting input of the op amp, see Note 1

REF_IN

LVCMOS reference clock input

STATUS_LOCK

This pin is high if the PLL lock definition is valid. PLL lock definition

means the rising edge of REF_IN clock and VCXO_IN clock for

PFD are inside the lock detect window for at least five successive

input clock cycles. If the rising edge of REF_IN clock and VCXO_IN

clock are out of the selected lock detect window, this pin will be low,

but it does not refer to the real lock condition of the PLL. This

means, that i.e. due to a strong jitter at REF_IN or VCXO_IN

STATUS_LOCK can be low, even if the PLL is in Lock. The PLL is

in lock for sure, if STATUS_LOCK is high.See Table 8 and Figure 4.

STATUS_REF

LVCMOS output provides the status of the reference input

(frequencies above 3.5 MHz are interpreted as valid clock, active

high)

STATUS_VCXO

LVCMOS outputs provides the status of the VCXO input

(frequencies above 10 MHz are interpreted as valid clock, active

high)

CDC7005RGZ Datasheet(PDF) 3 Page - Texas Instruments

CDC7005RGZ Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL