Electronic Components Datasheet Search
  English  ▼

X  

CS494002 Datasheet(PDF) 14 Page - Cirrus Logic

Part # CS494002
Description  Multi-Standard Audio Decoder Family
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS494002 Datasheet(HTML) 14 Page - Cirrus Logic

Back Button CS494002 Datasheet HTML 10Page - Cirrus Logic CS494002 Datasheet HTML 11Page - Cirrus Logic CS494002 Datasheet HTML 12Page - Cirrus Logic CS494002 Datasheet HTML 13Page - Cirrus Logic CS494002 Datasheet HTML 14Page - Cirrus Logic CS494002 Datasheet HTML 15Page - Cirrus Logic CS494002 Datasheet HTML 16Page - Cirrus Logic CS494002 Datasheet HTML 17Page - Cirrus Logic CS494002 Datasheet HTML 18Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 100 page
background image
14
1.10 Switching Characteristics — Motorola® Host Slave Mode (DSPAB)
(TA =25 °C; VDD, PLLVDD = 2.5 V; VDDSD = 3.3 V; CL =20pF)
Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLKP, in nanoseconds. DCLKP =
1/DCLK. The DSP clock can be defined as follows:
Internal Clock Mode:
DCLK ~ 60MHz before and during boot, i.e. DCLKP ~ 16.6ns
DCLK ~ 86 MHz after boot, i.e. DCLKP ~ 11.6ns
It should be noted that DCLK for the internal clock mode is application specific. The application code
users guide should be checked to confirm DCLK for the particular application.
Parameter
Symbol
Min
Max
Unit
Address setup before FCS and FDS low
Tmas
5-
ns
Address hold time after FCS and FDS low
Tmah
5-
ns
Read
Delay between FDS then FCS low or FCS then FDS low
Tmcdr
0-
ns
Data valid after FCS and FRD low with R/W high)
Tmdd
-21
ns
FCS and FDS low for read
(Note 1)
Tmrpw
DCLKP + 10
-
ns
Data hold time after FCS or FDS high after read
Tmdhr
5-
ns
Data high-Z after FCS or FDS high after read
Tmdis
-22
ns
FCS or FDS high to FCS and FDS low for next read (Note 1)
Tmrd
2*DCLKP + 10
-
ns
FCS or FDS high to FCS and FDS low for next write(Note 1)
Tmrdtw
2*DCLKP + 10
-
ns
Write
Delay between FDS then FCS low or FCS then FDS low
Tmcdw
0-
ns
Data setup before FCS or FDS high
Tmdsu
20
-
ns
FCS and FDS low for write
(Note 1)
Tmwpw
DCLKP + 10
-
ns
R/W setup before FCS AND FDS low
Tmrwsu
5-
ns
R/W hold time after FCS or FDS high
Tmrwhld
5-
ns
Data hold after FCS or FDS high
Tmdhw
5-
ns
FCS or FDS high to FCS and FDS low with R/W high for
next read
(Note 1)
Tmwtrd
2*DCLKP + 10
-
ns
FCS or FDS high to FCS and FDS low for next write(Note 1)
Tmwd
2*DCLKP + 10
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com