Electronic Components Datasheet Search
  English  ▼

X  

DTM64360B Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # DTM64360B
Description  2GB - 240-Pin 1Rx8 Registered ECC DDR3 DIMM
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

DTM64360B Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button DTM64360B Datasheet HTML 3Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 4Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 5Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 6Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 7Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 8Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 9Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 10Page - List of Unclassifed Manufacturers DTM64360B Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
DTM64360B
2GB - 240-Pin 1Rx8 Registered ECC DDR3 DIMM
Document 06943, Revision A, 3-Oct-11 Dataram Corporation
2011
Page 7
AC Operating Conditions
PARAMETER
Symbol
Min
Max
Unit
Internal read command to first data
tAA
13.125
20
ns
CAS-to-CAS Command Delay
tCCD
4
-
tCK
Clock High Level Width
tCH(avg)
0.47
0.53
tCK
Clock Cycle Time
tCK
1.5
1.875
ns
Clock Low Level Width
tCL(avg)
0.47
0.53
tCK
Data Input Hold Time after DQS Strobe
tDH
65
-
ps
DQ Input Pulse Width
tDIPW
400
-
ps
DQS Output Access Time from Clock
tDQSCK
-255
+255
ps
Write DQS High Level Width
tDQSH
0.45
0.55
tCK(avg)
Write DQS Low Level Width
tDQSL
0.45
0.55
tCK(avg)
DQS-Out Edge to Data-Out Edge Skew
tDQSQ
-
125
ps
Data Input Setup Time Before DQS Strobe
tDS
30
-
ps
DQS Falling Edge from Clock, Hold Time
tDSH
0.2
-
tCK(avg)
DQS Falling Edge to Clock, Setup Time
tDSS
0.2
-
tCK(avg)
Clock Half Period
tHP
minimum of tCH or tCL
-
ns
Address and Command Hold Time after Clock
tIH
140
-
ps
Address and Command Setup Time before Clock
tIS
65
-
ps
Load Mode Command Cycle Time
tMRD
4
-
tCK
DQ-to-DQS Hold
tQH
0.38
-
tCK(avg)
Active-to-Precharge Time
tRAS
36
9*tREFI
ns
Active-to-Active / Auto Refresh Time
tRC
49.125
-
ns
RAS-to-CAS Delay
tRCD
13.125
-
ns
Average Periodic Refresh Interval 0
o C < T
CASE < 85
o C
tREFI
-
7.8
µs
Average Periodic Refresh Interval 0
o C < T
CASE < 95
o C
tREFI
-
3.9
µs
Auto Refresh Row Cycle Time
tRFC
160
-
ns
Row Precharge Time
tRP
13.125
-
ns
Read DQS Preamble Time
tRPRE
0.9
Note-1
tCK(avg)
Read DQS Postamble Time
tRPST
0.3
Note-2
tCK(avg)
Row Active to Row Active Delay
tRRD
Max(4nCK, 6ns)
-
ns
Internal Read to Precharge Command Delay
tRTP
Max(4nCK, 7.5ns)
-
ns
Write DQS Preamble Setup Time
tWPRE
0.9
-
tCK(avg)
Write DQS Postamble Time
tWPST
0.3
-
tCK(avg)
Write Recovery Time
tWR
15
-
ns
Internal Write to Read Command Delay
tWTR
Max(4nCK, 7.5ns)
-
ns
Notes:
1.
The maximum preamble is bound by tLZDQS(min)
The maximum postamble is bound by tHZDQS(max)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com