W163
2
Overview
The W163 products are five-output zero delay buffers. A
Phase-Locked Loop (PLL) is used to take a time-varying signal
and provide five copies of that same signal out. The internal
feedback to the PLL provides outputs in phase with the refer-
ence inputs.
Spread Aware
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we de-
signed this product so as not to filter off the Spread Spectrum
feature of the Reference input, assuming it exists. When a zero
delay buffer is not designed to pass the SS feature through,
the result is a significant amount of tracking skew which may
cause problems in systems requiring synchronization.
For more details on Spread Spectrum timing technology,
please see the Cypress Application note titled, “EMI Suppres-
sion Techniques with Spread Spectrum Frequency Timing
Generator (SSFTG) ICs.”
Schematic
Pin Definitions
Pin Name
Pin No.
Pin
Type
Pin Description
REF
1
I
Reference Input: The output signals Q0:3 will be synchronized to this signal
unless the device is programmed to bypass the PLL.
Q0:3
2, 3, 5, 7
O
Outputs: These signals will be synchronous and of equal frequency to the signal
input at pin 1.
QFB
8
O
Feedback Output: This output signal does not vary from signals Q0:3 in function,
but is noted as the signal used to establish the propagation delay of nearly 0.
VDD
6
P
Power Connections: Connect to 3.3V. Use ferrite beads to help reduce noise
for optimal jitter performance.
GND
4
P
Ground Connections: Connect all grounds to the common system ground
plane.
Q0
Q1
GND
QFB
Q3
VDD
Q2
VDD
Ferrite
Bead
10
µF
0.1
µF
REF
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
