Electronic Components Datasheet Search
  English  ▼

X  

DS1065 Datasheet(PDF) 7 Page - Dallas Semiconductor

Part # DS1065
Description  EconOscillator/Divider
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS1065 Datasheet(HTML) 7 Page - Dallas Semiconductor

Back Button DS1065 Datasheet HTML 2Page - Dallas Semiconductor DS1065 Datasheet HTML 3Page - Dallas Semiconductor DS1065 Datasheet HTML 4Page - Dallas Semiconductor DS1065 Datasheet HTML 5Page - Dallas Semiconductor DS1065 Datasheet HTML 6Page - Dallas Semiconductor DS1065 Datasheet HTML 7Page - Dallas Semiconductor DS1065 Datasheet HTML 8Page - Dallas Semiconductor DS1065 Datasheet HTML 9Page - Dallas Semiconductor DS1065 Datasheet HTML 10Page - Dallas Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
DS1065
7 of 10
Write MUX Register [02H]
This command allows the bus master to write to the DS1065’s MUX register.
Read MUX Register [A2H]
This command allows the bus master to read the DS1065’s MUX register.
TRANSACTION/DATA
Immediately following the Function Command, the 9 data bits are written to or read from the DS1065.
This data is written/read lsb first. The following diagrams illustrate the timing. Once data transfer is
complete a new transaction sequence can be started by re-initializing the device. Therefore to program
both the DIV and MUX registers two complete transaction sequences are required.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated below. All time slots are initiated by the master
driving the data line low. The falling edge of the data line synchronizes the DS1065 to the master by
triggering a delay circuit in the DS1065. During write time slots, the delay circuit determines when the
DS1065 will sample the data line. For a read data time slot, if a 0 is to be transmitted, the delay circuit
determines how long the DS1065 will hold the data line low overriding the 1 generated by the master. If
the data bit is a 1, the DS1065 will leave the read data time slot unchanged.
WRITE 1 TIME SLOT Figure 14
WRITE 0 TIME SLOT Figure 15
60
ms ≤ tSLOT < 120 ms
1
ms ≤ tLOW1 < 15 ms
1
ms ≤ tREC < ∞
60
ms ≤ tLOW0 < tSLOT < 120 ms
1
ms ≤ tREC < ∞
60
ms ≤ tSLOT < 120 ms
1
ms ≤ tLOW1 < 15 ms
1
ms ≤ tREC < ∞



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com