Electronic Components Datasheet Search
  English  ▼

X  

EPF8282AV Datasheet(PDF) 33 Page - Altera Corporation

Part # EPF8282AV
Description  Programmable Logic Device Family
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EPF8282AV Datasheet(HTML) 33 Page - Altera Corporation

Back Button EPF8282AV Datasheet HTML 29Page - Altera Corporation EPF8282AV Datasheet HTML 30Page - Altera Corporation EPF8282AV Datasheet HTML 31Page - Altera Corporation EPF8282AV Datasheet HTML 32Page - Altera Corporation EPF8282AV Datasheet HTML 33Page - Altera Corporation EPF8282AV Datasheet HTML 34Page - Altera Corporation EPF8282AV Datasheet HTML 35Page - Altera Corporation EPF8282AV Datasheet HTML 36Page - Altera Corporation EPF8282AV Datasheet HTML 37Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 62 page
background image
Altera Corporation
33
FLEX 8000 Programmable Logic Device Family Data Sheet
3
Table 17. FLEX 8000 Internal Timing Parameters
Note (1)
Symbol
Parameter
t IOD
IOE register data delay
t IOC
IOE register control signal delay
t IOE
Output enable delay
t IOCO
IOE register clock-to-output delay
t IOCOMB
IOE combinatorial delay
t IOSU
IOE register setup time before clock; IOE register recovery time after asynchronous clear
t IOH
IOE register hold time after clock
t IOCLR
IOE register clear delay
t IN
Input pad and buffer delay
t OD1
Output buffer and pad delay, slow slew rate = off, VCCIO = 5.0 V C1 = 35 pF (2)
t OD2
Output buffer and pad delay, slow slew rate = off, VCCIO = 3.3 V C1 = 35 pF (2)
t OD3
Output buffer and pad delay, slow slew rate = on, C1 = 35 pF (3)
t XZ
Output buffer disable delay, C1 = 5 pF
t ZX1
Output buffer enable delay, slow slew rate = off, VCCIO = 5.0 V, C1 = 35 pF (2)
t ZX2
Output buffer enable delay, slow slew rate = off, VCCIO = 3.3 V, C1 = 35 pF (2)
t ZX3
Output buffer enable delay, slow slew rate = on, C1 = 35 pF (3)
Table 18. FLEX 8000 LE Timing Parameters
Note (1)
Symbol
Parameter
t LUT
LUT delay for data-in
t CLUT
LUT delay for carry-in
t RLUT
LUT delay for LE register feedback
t GATE
Cascade gate delay
t CASC
Cascade chain routing delay
t CICO
Carry-in to carry-out delay
t CGEN
Data-in to carry-out delay
t CGENR
LE register feedback to carry-out delay
t C
LE register control signal delay
t CH
LE register clock high time
t CL
LE register clock low time
t CO
LE register clock-to-output delay
t COMB
Combinatorial delay
t SU
LE register setup time before clock; LE register recovery time after asynchronous preset, clear, or
load
t H
LE register hold time after clock
t PRE
LE register preset delay
t CLR
LE register clear delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com