| Electronic Components Datasheet Search |
|
EL2157CS Datasheet(PDF) 13 Page - Elantec Semiconductor |
|
|
|||||||||||||||||||||||||||||
EL2157CS Datasheet(HTML) 13 Page - Elantec Semiconductor |
|
13 / 20 page ![]() EL2150CEL2157C 125 MHz Single Supply Clamping Op Amps Applications Information Contd As far as the output stage of the amplifier is con- cerned RFa RG appear in parallel with RL for gains other than a1 As this combination gets smaller the bandwidth falls off Consequently RF has a minimum value that should not be ex- ceeded for optimum performance For AV ea1 RF e 0X is optimum For Av e b 1or a2 (noise gain of 2) optimum response is obtained with RF between 500X and 1 kX For Av eb4or a5 (noise gain of 5) keep RF be- tween 2 k X and 10 kX Video Performance For good video performance an amplifier is re- quired to maintain the same output impedance and the same frequency response as DC levels are changed at the output This can be difficult when driving a standard video load of 150 X because of the change in output current with DC level Dif- ferential Gain and Differential Phase for the EL2150CEL2157C are specified with the black level of the output video signal set to a12V This allows ample room for the sync pulse even in a gain of a2 configuration This results in dG and dP specifications of 005% and 005 while driving 150 X at a gain of a2 Setting the black level to other values although acceptable will compromise peak performance For example looking at the single supply dG and dP curves for RLe150 X if the output black level clamp is re- duced from 12V to 06V dGdP will increase from 005%005 to 008%025 Note that in a gain of a2 configuration this is the lowest black level allowed such that the sync tip doesn’t go below 0V If your application requires that the output goes to ground then the output stage of the EL2150CEL2157C like all other single supply op amps requires an external pull down resistor tied to ground As mentioned above the current flowing through this resistor becomes the DC bias current for the output stage NPN transistor As this current approaches zero the NPN turns off and dG and dP will increase This becomes more critical as the load resistor is increased in value While driving a light load such as 1 k X if the input black level is kept above 125V dG and dP are a respectable 003% and 003 For other biasing conditions see the Differential Gain and Differential Phase vs Input Voltage curves Output Drive Capability In spite of their moderately low 5 mA of supply current the EL2150CEL2157C are capable of providing g100 mA of output current into a 10 X load or g60 mA into 50 X With this large output current capability a 50 X load can be driven to g 3V with VS e g5V making it an excellent choice for driving isolation transformers in tele- communications applications Driving Cables and Capacitive Loads When used as a cable driver double termination is always recommended for reflection-free per- formance For those applications the back-termi- nation series resistor will de-couple the EL2150CEL2157C from the cable and allow ex- tensive capacitive drive However other applica- tions may have high capacitive loads without a back-termination resistor In these applications a small series resistor (usually between 5 X and 50 X) can be placed in series with the output to eliminate most peaking The gain resistor (RG) can then be chosen to make up for any gain loss which may be created by this additional resistor at the output DisablePower-Down The EL2157C amplifier can be disabled placing its output in a high-impedance state The disable or enable action takes only about 40 nsec When disabled the amplifier’s supply current is re- duced to 0 mA thereby eliminating all power consumption by the EL2157C The EL2157C am- plifier’s power down can be controlled by stan- dard CMOS signal levels at the ENABLE pin The applied CMOS signal is relative to the GND pin For example if a single a5V supply is used the logic voltage levels will be a05V and a20V If using dual g5V supplies the logic levels will be b45V and b30V Letting the ENABLE pin float will disable the EL2157C If the power- down feature is not desired connect the EN- ABLE pin to the VSa pin The guaranteed logic levels of a05V and a20V are not standard TTL levels of a08V and a20V so care must be tak- en if standard TTL will be used to drive the EN- ABLE pin 13 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |