M24C08-RMC6TG datasheet(19/38 Pages) STMICROELECTRONICS

19 / 38 page

DocID023924 Rev 4

19/38

M24C08-W M24C08-R M24C08-F

Initial delivery state

5.2.1

Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in

Figure 10) but without sending a Stop condition. Then, the bus master sends another Start

condition, and repeats the device select code, with the RW bit set to 1. The device

acknowledges this, and outputs the contents of the addressed byte. The bus master must

not acknowledge the byte, and terminates the transfer with a Stop condition.

5.2.2

Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only

sends a device select code with the R/W bit set to 1. The device acknowledges this, and

outputs the byte addressed by the internal address counter. The counter is then

incremented. The bus master terminates the transfer with a Stop condition, as shown in

Figure 10, without acknowledging the byte.

5.2.3

Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The

bus master does acknowledge the data byte output, and sends additional clock pulses so

that the device continues to output the next byte in sequence. To terminate the stream of

bytes, the bus master must not acknowledge the last byte, and must generate a Stop

condition, as shown in Figure 10.

The output data comes from consecutive addresses, with the internal address counter

automatically incremented after each byte output. After the last memory address, the

address counter “rolls-over”, and the device continues to output data from memory address

00h.

Initial delivery state

The device is delivered with all the memory array bits set to 1 (each byte contains FFh).

M24C08-RMC6TG Datasheet(PDF) 19 Page - STMicroelectronics