Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ML610Q461 Datasheet(PDF) 28 Page - List of Unclassifed Manufacturers

Part # ML610Q461
Description  8-bit Microcontroller with a Built-in LCD driver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

ML610Q461 Datasheet(HTML) 28 Page - List of Unclassifed Manufacturers

Back Button ML610Q461 Datasheet HTML 24Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 25Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 26Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 27Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 28Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 29Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 30Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 31Page - List of Unclassifed Manufacturers ML610Q461 Datasheet HTML 32Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 34 page
background image
FEDL610Q461-01
ML610Q461/ML610Q462/ML610Q463
AC CHARACTERISTICS (Synchronous Serial Port)
(VDD = 1.25 to 3.6V, VSS = 0V, Ta = −20 to +70°C, Ta = −40 to +85°C for P version, unless otherwise specified)
Parameter
Symbol
Condition
Rating
Unit
Min.
Typ.
Max.
SCLKn input cycle
(slave mode)
tSCYC
When RC oscillation is 500kHz
*
2 (V
DD = 1.25 to 3.6V)
10
µs
When RC oscillation is 2MHz
*
3 (V
DD = 1.8 to 3.6V)
2
SCLKn output cycle
(master mode)
tSCYC
SCLKn*
1
s
SCLKn input pulse width
(slave mode)
tSW
When RC oscillation is 500kHz
*
2 (V
DD = 1.25 to 3.6V)
4
µs
When RC oscillation is 2MHz
*
3 (V
DD = 1.8 to 3.6V)
04
SCLKn output pulse width
(master mode)
tSW
SCLKn*
1
×0.4
SCLKn*
1
×0.5
SCLKn*
1
×0.6
s
SOUTn output delay time
(slave mode)
tSD
When RC oscillation is 500kHz
*
2 (V
DD = 1.25 to 3.6V)
output load 10pF
500
ns
When RC oscillation is 2MHz
*
3 (V
DD = 1.8 to 3.6V)
output load 10pF
240
SOUTn output delay time
(master mode)
tSD
When RC oscillation is 500kHz
*
2 (V
DD = 1.25 to 3.6V)
output load 10pF
500
ns
When RC oscillation is 2MHz
*
3 (V
DD = 1.8 to 3.6V)
output load 10pF
240
SINn input setup time
(slave mode)
tSS
80
ns
SINn input setup time
(master mode)
tSS
When RC oscillation is 500kHz
*
2 (V
DD = 1.25 to 3.6V)
500
ns
When RC oscillation is 2MHz
*
3 (V
DD = 1.8 to 3.6V)
240
SINn input hold time
tSH
When RC oscillation is 500kHz
*
2 (V
DD = 1.25 to 3.6V)
300
ns
When RC oscillation is 2MHz
*
3 (V
DD = 1.8 to 3.6V)
80
n= 0,1
*1: Clock period selected with SnCK3–0 of the serial port n mode register (SIOnMOD1)
*
2: When 500kHz RC oscillation is selected by OSCM2 of the frequency control register (FCON0)
*
3: When 2MHz RC oscillation is selected by OSCM2 of the frequency control register (FCON0)
tSD
SCLKn*
SINn*
SOUTn*
*: Indicates the secondary function of the port (n= 0,1)
tSD
tSS
tSH
tSW
tSW
tSCYC
28/34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com