ICS9250-09 datasheet(7/12 Pages) ICST

7 / 12 page

ICS9250-09

Absolute Maximum Ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V

Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V

Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are

stress specifications only and functional operation of the device at these or any other conditions above those listed in the

operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods

may affect product reliability.

G roup O ffset

Gro up

Offset

M ea surem ent L o a ds

M ea sure Po ints

CPU to 3V66

0.0-1 .5 n s CPU lead s

C PU @ 20pF, 3V66 @ 30p F

C PU @ 1 .25V, 3V66 @ 1.5V

3 V66 to PC I

1 .5 -4 .0 n s 3 V66 lead s

3 V6 6 @ 3 0pF, PC I @ 30pF

3V66 @ 1.5V, PC I @ 1.5V

CPU to IOAPIC

1.5-4 .0 n s CPU lead s

C PU @ 20p F, IOAPIC @ 2 0pF

CPU @ 1 .25V, IOAPIC @ 1.5V

No t e: 1. Al l offs et s are t o be meas ured at ri s i ng edges.

Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0 - 70º C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Input High Voltage

VIH

2VDD+0.3

Input Low Voltage

VIL

VSS-0.3

0.8

Input High Current

IIH

VIN = VDD

0.1

µA

Input Low Current

IIL1

VIN = 0 V; Inputs with no pull-up resistors

-5

2.0

µA

Input Low Current

IIL2

VIN = 0 V; Inputs with pull-up resistors

-200

-100

µA

Operating

IDD3.3OP100

Select @ 100MHz; Max discrete cap loads

180

Supply Current

IDD3.3OP133

Select @ 133MHz; Max discrete cap loads

Power Down

Supply Current

Input frequency

VDD = 3.3 V

14.318

MHz

CIN

Logic Inputs

CINX

X1 & X2 pins

Transition Time

TTrans

To 1st crossing of target Freq.

Settling Time

From 1st crossing to 1% target Freq.

Clk Stabilization

TStab

From VDD = 3.3 V to 1% target Freq.

3ms

1Guaranteed by design, not 100% tested in production.

Input Capacitance

IDD3.3PD

CL = 0 pF; PWRDWN# = 0

200

Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0 - 70º C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Operating

IDD2.5OP66

Select @ 100MHz; Max discrete cap loads

Supply Current

IDD2.5OP100 Select @ 133MHz; Max discrete cap loads

Guaranteed by design, not 100% tested in production.

ICS9250-09 Datasheet(PDF) 7 Page - Integrated Circuit Systems

ICS9250-09 Datasheet(HTML) 7 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL