82527 datasheet(8/22 Pages) INTEL

8 / 22 page

82527

AC Characteristics for 816-Bit Multiplexed Intel Modes (Modes 0 1)

Conditions VCC e 5V g10% VSS e 0V TA eb40 Cto a125 C CL e 100 pF

Symbol

Parameter

Min

Max

Conditions

1tXTAL

Oscillator Frequency

8 MHz

16 MHz

1tSCLK

System Clock Frequency

4 MHz

10 MHz

1tMCLK

Memory Clock Frequency

2 MHz

8 MHz

tAVLL

Address Valid to ALE Low

75 ns

tLLAX

Address Hold after ALE Low

10 ns

tLHLL

ALE High Time

30 ns

tLLRL

ALE Low to RD

Low

20 ns

tCLLL

Low to ALE Low

10 ns

tQVWH

Data Setup to WR

High

27 ns

tWHQX

Input Data Hold after WR

High

10 ns

tWLWH

Pulse Width

30 ns

tWHLH

High to Next ALE High

8 ns

tWHCH

High to CS

High

0 ns

tRLRH

Pulse Width

40 ns

This time is long enough to initiate a double

read cycle by loading the High Speed

Registers (04H 05H) but is too short to

READ from 04H and 05H (See tRLDV)

tRLDV

Low to Data Valid

0 ns

55 ns

(Only for Registers 02H 04H 05H)

tRLDV1

Low Data to Data Valid (for Registers

except 02H 04H 05H)

for Read Cycle without a Previous Write(1)

15 tMCLK a 100 ns

for Read Cycle with a Previous Write(1)

35 tMCLK a 100 ns

tRHDZ

Data Float after RD

High

0 ns

45 ns

tCLYV

Low to READY Setup

32 ns

VOL e 10V

Condition Load Capacitance on the READY

40 ns

VOL e 045V

Output 50 pF

tWLYZ

Low to READY Float for a Write Cycle

145 ns

if No Previous Write is Pending(2)

tWHYZ

End of Last Write to READY Float for a Write

2 tMCLK a 100 ns

Cycle if a Previous Write Cycle is Active(2)

tRLYZ

Low to READY Float

(for registers except 02H 04H 05H)

for Read Cycle without a Previous Write(1)

2tMCLK a 100 ns

for Read Cycle with a Previous Write(1)

4tMCLK a 100 ns

82527 Datasheet(PDF) 8 Page - Intel Corporation

82527 Datasheet(HTML) 8 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL