Electronic Components Datasheet Search
  English  ▼

X  

87C196 Datasheet(PDF) 8 Page - Intel Corporation

Part # 87C196
Description  CHMOS 16-BIT MICROCONTROLLER
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

87C196 Datasheet(HTML) 8 Page - Intel Corporation

Back Button 87C196 Datasheet HTML 4Page - Intel Corporation 87C196 Datasheet HTML 5Page - Intel Corporation 87C196 Datasheet HTML 6Page - Intel Corporation 87C196 Datasheet HTML 7Page - Intel Corporation 87C196 Datasheet HTML 8Page - Intel Corporation 87C196 Datasheet HTML 9Page - Intel Corporation 87C196 Datasheet HTML 10Page - Intel Corporation 87C196 Datasheet HTML 11Page - Intel Corporation 87C196 Datasheet HTML 12Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
8
PRODUCT PREVIEW
87C196LA — AUTOMOTIVE
3.0
SIGNALS
Table 4. Signal Descriptions
Name
Type
Description
ACH7:2
I
Analog Channels
These signals are analog inputs to the A/D converter.
The A/D inputs share package pins with port 0. These pins may individually be
used as analog inputs (ACH
x) or digital inputs (P0.y). While it is possible for the
pins to function simultaneously as analog and digital inputs, this is not
recommended because reading port 0 while a conversion is in process can
produce unreliable conversion results.
The ANGND and V
REF pins must be connected for the A/D converter and port 0
to function.
ACH7:2 share package pins with the following signals: ACH2/P0.2, ACH3/P0.3,
ACH4/P0.4/PMODE.0, ACH5/P0.5/PMODE.1, ACH6/P0.6/PMODE.2, and
ACH7/P0.7/PMODE.3.
AD15:0
I/O
Address/Data Lines
These pins provide a multiplexed address and data bus. During the address
phase of the bus cycle, address bits 0–15 are presented on the bus and can be
latched using ALE or ADV#. During the data phase, 8- or 16-bit data is
transferred.
AD7:0 share package pins with P3.7:0 and PBUS.7:0; AD15:8 share package
pins with P4.7:0 and PBUS.15:8.
ADV#
O
Address Valid
This active-low output signal is asserted only during external memory
accesses. ADV# indicates that valid address information is available on the
system address/data bus. The signal remains low while a valid bus cycle is in
progress and is returned high as soon as the bus cycle completes.
An external latch can use this signal to demultiplex the address from the
address/data bus. A decoder can also use this signal to generate chip selects
for external memory.
ADV# shares a package pin with P5.0 and ALE.
AINC#
I
Auto Increment
During slave programming, this active-low input enables the auto-increment
feature. (Auto increment allows reading or writing of sequential OTPROM
locations, without requiring address transactions across the programming bus
for each read or write.) AINC# is sampled after each location is programmed or
dumped. If AINC# is asserted, the address is incremented and the next data
word is programmed or dumped.
AINC# shares a package pin with P2.4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com