 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LXT970ATC Datasheet(PDF) 54 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT970ATC Datasheet(HTML) 54 Page - Intel Corporation |
|
|
54 / 74 page  LXT970A — Dual-Speed Fast Ethernet Transceiver 54 Datasheet Figure 25. 100BASE-TX Transmit Timing / 5B Mode Table 34. MII - 100BASE-TX Transmit Timing Parameters / 5B Mode Parameter Sym Min Typ 1 Max Units2 TXD, TX_EN, TX_ER Setup to TX_CLK High t4A 10 –– ns TXD, TX_EN, TX_ER Hold from TX_CLK High t4B 5 –– ns TX_EN sampled to CRS asserted t4C – 34 BT TX_EN sampled to CRS de-asserted t4D – 416 BT TX_EN sampled to TPO out (Tx latency) t4E 4 6 9 BT 1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing. 2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 100BASE-T bit time = 10- 8 s or 10 ns. t4A t4B t4E t4C t4D 0ns 250ns TXCLK TX_EN TXD<3:0> CRS TPOP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
