Electronic Components Datasheet Search
  English  ▼

X  

AD9806 Datasheet(PDF) 2 Page - Analog Devices

Part # AD9806
Description  Complete 10-Bit 18 MSPS CCD Signal Processor
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9806 Datasheet(HTML) 2 Page - Analog Devices

  AD9806 Datasheet HTML 1Page - Analog Devices AD9806 Datasheet HTML 2Page - Analog Devices AD9806 Datasheet HTML 3Page - Analog Devices AD9806 Datasheet HTML 4Page - Analog Devices AD9806 Datasheet HTML 5Page - Analog Devices AD9806 Datasheet HTML 6Page - Analog Devices AD9806 Datasheet HTML 7Page - Analog Devices AD9806 Datasheet HTML 8Page - Analog Devices AD9806 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
REV. 0
–2–
AD9806–SPECIFICATIONS
GENERAL SPECIFICATIONS
Parameter
Min
Typ
Max
Unit
TEMPERATURE RANGE
Operating
–20
+85
°C
Storage
–65
+150
°C
POWER SUPPLY VOLTAGE
(For Functional Operation)
2.7
3.6
V
Analog, Digital, Digital Driver
POWER CONSUMPTION
(Selected through Serial Interface D-Reg)
Normal Operation (D-Reg 00)
(Specified Under Each Mode of Operation)
High-Speed AUX Mode (D-Reg 01)
(Specified Under AUX-Mode)
Reference Standby (D-Reg 10)
5
mW
Total Shut-Down Mode (D-Reg 11)
1
mW
MAXIMUM CLOCK RATE
(Specified Under Each Mode of Operation)
MHz
A/D CONVERTER
Resolution
10
Bits
Differential Nonlinearity (DNL)
±0.5
±1.0
LSB
No Missing Codes
GUARANTEED
Full-Scale Input Voltage
1.0
V
VOLTAGE REFERENCE
Reference Top Voltage (VRT)
2.0
V
Reference Bottom Voltage (VRB)
1.0
V
Specifications subject to change without notice.
DIGITAL SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
LOGIC INPUTS
High Level Input Voltage
VIH
2.1
V
Low Level Input Voltage
VIL
0.6
V
High Level Input Current
IIH
10
µA
Low Level Input Current
IIL
10
µA
Input Capacitance
CIN
10
pF
LOGIC OUTPUTS
High Level Output Voltage (IOH = 2 mA)
VOH
2.2
V
Low Level Output Voltage (IOL = 2 mA)
VOL
0.5
V
SERIAL INTERFACE TIMING (Figure 7)
Maximum SCLK Frequency
10
MHz
SDATA to SCLK Setup
tDS
10
ns
SCLK to SDATA Hold
tDH
10
ns
SLOAD to SCLK Setup
tLS
10
ns
SCLK to SLOAD Hold
tLH
10
ns
Specifications subject to change without notice.
(TMIN to TMAX, AVDD = DVDD = 3.0 V, fADCCLK = 18 MHz, unless otherwise noted.)
(DRVDD = 2.7 V, CL = 20 pF.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com