AD9877 datasheet(4/36 Pages) AD

4 / 36 page

AD9877

Rev. B | Page 4 of 36

SPECIFICATIONS

VAS = 3.3 V ± 5%, VDS = 3.3 V ± 10%, fOSCIN = 27 MHz, fSYSCLK = 216 MHz, fMCLK = 54 MHz (M = 8 and N = 4). ADC sample frequencies

derived from PLL (fMCLK), RSET = 4.02 kΩ, maximum fine gain, 75 Ω DAC load.

Table 1.

Parameter

Temp

Test

Level

Min

Typ

Max

Unit

SYSTEM CLOCK DAC SAMPLING, fSYSCLK

Frequency Range (N = 4)

Full

232

MHz

Frequency Range (N = 3)

Full

177

MHz

OSCIN and XTAL CHARACTERISTICS

Frequency Range

Full

MHz

Duty Cycle

25°C

Input Impedance

25°C

III

100||3

MΩ||pF

MCLK JITTER

Cycle to Cycle (fMCLK derived from PLL)

25°C

III

ps rms

Tx DAC CHARACTERISTICS

Resolution

N/A

Bits

Full-Scale Output Current

Full

Gain Error (using internal reference)

Full

−2.5

−1

+2.5

% FS

Offset Error

25°C

±1.0

% FS

Reference Voltage (REFIO Level)

25°C

1.18

1.23

1.28

Differential Nonlinearity (DNL)

25°C

III

±2.5

LSB

Integral Nonlinearity (INL)

25°C

III

±8

LSB

Output Capacitance

25°C

III

Phase Noise @ 1 kHz Offset, 42 MHz Carrier

25°C

III

−110

dBc/Hz

Output Voltage Compliance Range

Full

−0.5

+1.5

Wideband SFDR

5 MHz Analog Out, IOUT = 10 mA

Full

dBc

65 MHz Analog Out, IOUT = 10 mA

Full

dBc

Narrow-Band SFDR (±1 MHz Window)

65 MHz Analog Out, IOUT = 10 mA

Full

dBc

Tx MODULATOR CHARACTERISTICS

I/Q Offset

Full

Pass-Band Amplitude Ripple (f < fIQCLK/8)

Full

±0.1

Pass-Band Amplitude Ripple (f < fIQCLK/4)

Full

±0.5

Stop-Band Response (f > fIQCLK × 3/4)

Full

−63

Tx GAIN CONTROL

Gain Step Size

25°C

III

0.5

Gain Step Error

25°C

III

0.05

Settling Time, 1% (Full-Scale Step)

25°C

III

1.8

μs

8-BIT ADC CHARACTERISTICS

Resolution

N/A

Bits

Conversion Rate

Full

16.5

MHz

Pipeline Delay

N/A

3.5

ADC cycles

Offset Matching Between I and Q ADCs

±8.0

LSBs

Gain Matching Between I and Q ADCs

±2.0

LSBs

Analog Input

Input Voltage Range

Full

Vppd

Differential Input Impedance

25°C

III

4||2

kΩ||pF

Full Power Bandwidth

25°C

III

MHz

Input Referred Noise

25°C

III

600

μV

AD9877 Datasheet(PDF) 4 Page - Analog Devices

AD9877 Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL