Electronic Components Datasheet Search
  English  ▼

X  

AD12400 Datasheet(PDF) 16 Page - Analog Devices

Part # AD12400
Description  12-Bit, 400 MSPS A/D Converter
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD12400 Datasheet(HTML) 16 Page - Analog Devices

Back Button AD12400 Datasheet HTML 12Page - Analog Devices AD12400 Datasheet HTML 13Page - Analog Devices AD12400 Datasheet HTML 14Page - Analog Devices AD12400 Datasheet HTML 15Page - Analog Devices AD12400 Datasheet HTML 16Page - Analog Devices AD12400 Datasheet HTML 17Page - Analog Devices AD12400 Datasheet HTML 18Page - Analog Devices AD12400 Datasheet HTML 19Page - Analog Devices AD12400 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
AD12400
Rev. A | Page 16 of 24
Any disturbances to the AD12400 structure, including
removing the covers or mounting screws, invalidates the
calibration and results in degraded performance. Refer to the
Outline Dimensions section for mounting stud dimensions.
Refer also to Figure 37 for PCB interface locations. Mounting
stud length typically accommodates a PCB thickness of 0.093".
Consult the factory if board thickness requirements exceed this
dimension.
AD12400 EVALUATION KIT
The AD12400/KIT offers an easy way to evaluate the AD12400.
The AD12400/KIT includes the AD12400KWS mounted on an
adapter card, the AD12400 evaluation board, the power supply
cables, a 225 MHz buffer memory FIFO board, and the Dual
Analyzer software. The user must supply a clock source, an
analog input source, a 1.5 V power supply, a 3.3 V power supply,
a 5 V power supply, and a 3.8 V power supply. The clock source
and analog input source connect directly to the AD12400KWS.
The power supply cables (included) and a parallel port cable
(not included) connect to the evaluation board.
Power Connector
Power is supplied to the board via a detachable 12-lead power
strip (three 4-pin blocks).
Table 8. Power Connector
VA 3.8 V
Analog Supply for the ADC (950 mA typ)
VC 3.3 V
Digital supply for the ADC outputs (200 mA typ)
VD 1.5 V1
Digital supply for the FPGA (2.5 A max, 1.4 A typ)
VB 5.0 V
Digital supply for the buffer memory board
(400 mA typ)
1 The power supply cable has an approximately 100 mV drop. The VD supply
current is dependent on the analog input frequency. Refer to Figure 17.
Analog Input
The analog input source connects directly to an SMA on the
AD12400KWS.
Encode
The single-ended or differential encode signal connects directly
to SMA connector(s) on the AD12400KWS. A single-ended
sine wave at 10 dBm connected to the encode SMA is recom-
mended. A low jitter clock source is recommended (<0.5 ps) to
properly evaluate the AD12400.
Data Outputs
The AD12400KWS digital outputs are available at the 80-pin
connector, P2, on the evaluation board. The AD12400/KIT
comes with a buffer memory FIFO board connected to P2
that provides the interface to the parallel port of a PC. The
Dual Analyzer software is compatible with Windows® 95,
Windows 98, Windows 2000, and Windows NT®.
The buffer memory FIFO board can be removed, and an
external logic analyzer, or other data acquisition module, can be
connected to this connector, if required.
Adapter Card
The AD12400KWS is attached to an adapter card that interfaces
to the evaluation board through a 120-pin connector, P1, which
is on the top side of the evaluation board.
Digital Postprocessing Control
The AD12400 has a two-pin jumper labeled AFB that allows
the user to enable/disable the digital postprocessing. The digital
postprocessing is active when the AFB jumper is applied. When
the jumper is removed, the FPGA is set to a passthrough mode,
which demonstrates to the user the performance of the AD12400
without the digital postprocessing.
RESET
The AD12400KWS’s FPGA configuration is stored in an
EEPROM and loaded into the FPGA when power is applied to
the AD12400. The RESET switch, SW1 (active low), allows the
user to reload the FPGA in case of a low voltage condition or a
power supply glitch. Depressing the RESET switch pulls the
data ready and output bits high. The RESET switch should
remain low for a minimum of 200 ns. On the rising edge of the
RESET pulse, the AD12400 starts loading the configuration into
the on-module FPGA. The reload process requires a maximum
of 600 ms to complete. Valid signals on the data-ready pins
indicate the reset process is complete.
The AD12400 is not compatible with the HSC-ADC-EVAL-
DC/SC hardware or software.
Table 9. Evaluation Board Bill of Materials (BOM)
Item No.
Quantity
REF-DES
Device
Package
Value
1
2
C3, C5
Capacitors
603
0.1 μF, 25 V
2
2
C4, C6
Capacitors
805
10 μF, 6.3 V
3
1
R9
Resistor
603
4.02 kΩ, 1%
4
1
AFB
2-Pin Header/Jumper
Pin Strip
Molex/GC/Weldon
5
1
P2
80-Pin Dual Connector Assemble
Surface Mount
Post Header AMP
6
1
SW1
Switch Push Button SPST
6 MM
Panasonic
7
3
J2, J3, J4
4-Pin Header Power Connecters
Pin Strip
Wieland
8
1
P1
60-Pin Dual-Socket Assembly
Surface Mount
SAMTEC
9
1
PCB
AD12400 Interface Bd GS08054
PCB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com