Electronic Components Datasheet Search
  English  ▼

X  

AN4189 Datasheet(PDF) 11 Page - STMicroelectronics

Part # AN4189
Description  The STEVAL-CCA049V1 is a demonstration board designed for the evaluation
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4189 Datasheet(HTML) 11 Page - STMicroelectronics

Back Button AN4189 Datasheet HTML 7Page - STMicroelectronics AN4189 Datasheet HTML 8Page - STMicroelectronics AN4189 Datasheet HTML 9Page - STMicroelectronics AN4189 Datasheet HTML 10Page - STMicroelectronics AN4189 Datasheet HTML 11Page - STMicroelectronics AN4189 Datasheet HTML 12Page - STMicroelectronics AN4189 Datasheet HTML 13Page - STMicroelectronics AN4189 Datasheet HTML 14Page - STMicroelectronics AN4189 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
AN4189
Design guidelines for PCB schematic and layout
Doc ID 023809 Rev 1
11/23
Main filter
The main filter is an L-C based Butterworth filter. The cutoff frequency must be chosen
between the upper limit of the audio band (~ 20 kHz) and the carrier frequency (384 kHz).
Figure 11.
Main filter
Figure 12.
Recommended power-up and power-down sequence
Table 2.
Recommended values
Rload
8 ohm
4 ohm
Lload
22 µH
10 µH
Cload
470 nF
1 µF
C damp-S
100 nF
220 nF
C damp-P
220 nF
220 nF
R damp
6.2
2.7
Rload
Cload
Lload
Lload
INxA
INxB
Lload
Rload
2
Π
2
*
fcutoff
*
*
----------------
-----------------
=
f cutoff
1
2
Π
*
2
load
Lload
*
*
*
-----------------------------------------------------------------------
=
Cload
1
22
Π
fcutoff Rload
*
*
*
-----------------------------------------------------------------
=
C
----------------
-
Don
’t care
Don
’t care
CMD0
CMD1
CMD2
VCC
VDD_Di
XTI
Reset
I2C
PWD
T
T
Don
’t care
Don
’t care
CMD0
CMD1
CMD2
VCC
VDD_Di
XTI
Reset
I2C
PWD
T
T
Don’t care
TR = mimimum time between XTI master clock stable and Reset removal: 1 msec
TC = minimum time between Reset removal and I2C program, sequence start: 1msec
Note 1: clock stable means: fmax - fmin < 1 MHz
Note 2: No specific VCC and VDD_Dig turn-on sequence is required



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com