UPD62AMC datasheet(49/62 Pages) NEC

49 / 62 page

µPD62A

Data Sheet U14474EJ1V0DS00

DC Characteristics (TA = –40 to +85˚C, VDD = 2.0 to 3.6 V)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

Input voltage, high

VIH1

RESET

0.8 VDD

VDD

VIH2

KI/O

0.7 VDD

VDD

VIH3

KI, S0, S1

0.65 VDD

VDD

Input voltage, low

VIL1

RESET

0.2 VDD

VIL2

KI/O

0.3 VDD

VIL3

KI, S0, S1

0.15 VDD

Input leakage current,

ILIH1

µA

high

VI = VDD, pull-down resistor not incorporated

ILIH2

S0, S1

µA

VI = VDD, pull-down resistor not incorporated

Input leakage current,

ILIL1

VI = 0 V

–3

µA

low

ILIL2

KI/O

VI = 0 V

–3

µA

ILIL3

S0, S1

VI = 0 V

–3

µA

Output voltage, high

VOH1

REM, LED, KI/O

IOH = –0.3 mA

0.8 VDD

Output voltage, low

VOL1

REM, LED

IOL = 0.3 mA

0.3

VOL2

KI/O

IOL = 15

µA

0.4

Output current, high

IOH1

REM

VDD = 3.0 V, VOH = 1.0 V

–5

–12

IOH2

KI/O

VDD = 3.0 V, VOH = 2.2 V

–2.5

–7

Output current, low

IOL1

KI/O

VDD = 3.0 V, VOL = 0.4 V

µA

VDD = 3.0 V, VOL = 2.2 V

100

390

µA

On-chip pull-up resistor

RESET

100

Ω

On-chip pull-down

RESET

2.5

Ω

resistor

KI, S0, S1

150

300

Ω

KI/O

130

250

500

Ω

Data retention power

VDDDR

In STOP mode

0.9

3.6

supply voltage

Supply currentNote

IDD1

Operating

fX = 8.0 MHz, VDD = 3 V

± 10%

0.8

1.6

mode

fX = 4.0 MHz, VDD = 3 V

± 10%

0.7

1.4

IDD2

HALT mode

fX = 8.0 MHz, VDD = 3 V

± 10%

0.75

1.5

fX = 4.0 MHz, VDD = 3 V

± 10%

0.65

1.3

IDD3

STOP mode

VDD = 3 V

± 10%, When POC circuit

1.9

9.0

µA

incorporated by mask option

VDD = 3 V

± 10%, TA = 25˚C,

1.9

5.0

µA

When POC circuit incorporated

by mask option

Note The current flowing to the on-chip pull-up resistors is not included.

UPD62AMC Datasheet(PDF) 49 Page - NEC

UPD62AMC Datasheet(HTML) 49 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL