Electronic Components Datasheet Search
  English  ▼

X  

UM0843 Datasheet(PDF) 11 Page - STMicroelectronics

Part # UM0843
Description  EVALSPEAr310 - evaluation board for the SPEAr310
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0843 Datasheet(HTML) 11 Page - STMicroelectronics

Back Button UM0843 Datasheet HTML 7Page - STMicroelectronics UM0843 Datasheet HTML 8Page - STMicroelectronics UM0843 Datasheet HTML 9Page - STMicroelectronics UM0843 Datasheet HTML 10Page - STMicroelectronics UM0843 Datasheet HTML 11Page - STMicroelectronics UM0843 Datasheet HTML 12Page - STMicroelectronics UM0843 Datasheet HTML 13Page - STMicroelectronics UM0843 Datasheet HTML 14Page - STMicroelectronics UM0843 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 48 page
background image
UM0843
Block descriptions
Doc ID16543 Rev 2
11/48
6
Block descriptions
6.1
MII Ethernet
There is one MII Ethernet PHY available on the board at U24, connected through the media
independent interface to the Ethernet MAC on the CPU processor.
By default the MII address of the MII Ethernet PHY is selected as shown in Table 1.
By default the initial configuration of the MII Ethernet PHY is selected as shown in Table 2.
There are two LEDs embedded in each RJ45 connector (U25) which are used to indicate
the status of the line:
●
The green LED in the connector is driven on continuously when the Ethernet link is
established with the counterpart.
●
The yellow LED in the connector blinks when there is TX or RX activity.
The Serial Management Interface (SMI) is part of the MII interface and is used to transfer
management information between MAC and PHY (access to the PHY registers).
For the correct functionality of the MII Ethernet PHY (U24 in MII mode), it is necessary to
clock with a by 25 MHz clock. The default option is to use oscillator OSC1.
6.2
SMII Ethernet
There are four SMII Ethernet PHYs available on the board at U18, U19, U20 and U21,
connected through serial media independent interfaces to the Ethernet MACs in the
SPEAr310 MPU.
By default the SMII addresses of the SMII Ethernet PHYs are selected as shown in Table 3.
Table 1.
MII address of the MII Ethernet PHY at U24
Component
MII address
U24
0x04
Table 2.
Default configuration of the Ethernet PHY in U24
Function
Default configuration
Auto negotiation
Enabled
10/100 Mbits
100 Mbits selected for auto negotiation
advertisement
Half/Full duplex
Full duplex selected for auto negotiation
advertisement
Internal loopback
Disabled
Power down
Disabled (PHY active)
MII/RMII mode
MII selected



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com