| Electronic Components Datasheet Search |
|
UPD75516 Datasheet(PDF) 49 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD75516 Datasheet(HTML) 49 Page - NEC |
|
49 / 70 page ![]() 49 µPD75516 600 1800 µA DC CHARACTERISTICS (Ta = –40 to 85 °C, VDD = 2.7 to 6.0 V) IDD3 IDD1 32.768 kHz crystal oscillation *5 VDD = 5 V ± 10% *3 VDD = 3 V ± 10% *4 VDD = 5 V ± 10% VDD = 3 V ± 10% VDD = 3 V ± 10% VDD = 3 V ± 10% Ta = 25 °C IDD2 Operating mode HALT mode HALT mode Operating mode VDD = 5 V ± 10% VDD = 3 V ± 10% IDD4 IDD5 XT1 = 0 V STOP mode 39 mA 0.55 1.5 mA 200 600 µA 40 120 µA 515 µA 0.5 20 µA 0.3 10 µA 5 µA Supply current *1 *1. Current flowing to the internal pull-up resistor excluded. 2. Subsystem clock oscillation also included. 3. When operated in the high speed mode with the processor clock control register (PCC) set to 0011. 4. When operated in the low speed mode with PCC = 0000. 5. When operated on the subsystem clock after the main system clock oscillation stop with the system clock control register (SCC) set to 1001. PARAMETER SYMBOL TEST CONDITIONS MIN. TYP. MAX. UNIT 4.19 MHz crystal oscillation C1 = C2 = 22 pF *2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |