AN92584 datasheet(3/42 Pages) RAMTRON

3 / 42 page

Designing for Low Power and Estimating Battery Life for BLE Applications

www.cypress.com

Document No. 001-92584 Rev. *A

Table 1. System Clocks

Clock

Source

Frequency

System Requirements

System Constraints

APIs

IMO

3 MHz -48 MHz

Used to run the CPU and all other

peripherals

Either the IMO or ECO is required

to run the CPU.

The CPU must use the IMO while

performing flash write operations.

– CySysClkImoStart()

OFF

– CySysClkImoStop()

ECO

24 MHz

Used by BLE subsystem (BLESS) for

packet transmissions and reception.

Can also be used to run the CPU

Either the IMO or ECO is required

to run the CPU.

– CySysClkEcoStart()

OFF

– CySysClkEcoStop()

WCO

32 kHz

Used by BLESS to maintain link

timing. Can also be used to run the

watchdog timer

Either the WCO or ILO is required

to run the watchdog timer.

– CySysClkWcoStart()

OFF

– CySysClkWcoStop()

ILO

32 kHz

Can be used to run the watchdog

timer if WCO is not available

The ILO cannot be used for

BLESS link timing.

– CySysClkIloStart()

OFF

– CySysClkIloStop()

2.2

System Power Modes

PSoC 4/PRoC BLE devices support five system power modes. Table 2 summarizes these modes, their currents,

active components, wakeup sources, and the APIs available to put the system into one of the low-power modes.

Table 2. System Power Modes

System

Power

Mode

Current

Consumption

Code

Execution

RAM

Available

Digital

Peripherals

Available

Analog

Peripherals

Available

Clock

Sources

Available

Wakeup

Sources

Wakeup

Time

Wakeup

State

API

Active

850 µA +

260 µA per

MHz

Yes

All

–

Sleep

850 µA +

60 µA per

MHz

Retention All

All

Any

interrupt

source

Active

CySysPmSleep()

Deep-

Sleep

1.3 µA

Retention WDT

LCD

SCB(I

2C/SPI

only),

BLESS

Comparator,

CTBm

11,

POR

BOD

WCO

ILO

Comparator,

GPIO

CTBm,

BLESS

WDT, SCB

25 µs

Active

CySysPmDeepSleep()

Hibernate 150 nA

Retention No

Comparator,

POR, BOD

None

Comparator,

GPIO

2 ms

Chip

Reset

CySysPmHibernate()

Stop

60 nA

OFF

None

WAKEUP,

XRES

10 pins

2 ms

Chip

Reset

CySysPmStop()

1 Watchdog timer

2 Liquid crystal display

3 BLE subsystem

10 External reset

4 Power-on reset

5 Brownout detect

6 32-kHz watch crystal oscillator

11 Continuous time block mini

7 32-kHz internal low-speed oscillator

8 General-purpose input/output

9 Serial communication block

AN92584 Datasheet(PDF) 3 Page - Ramtron International Corporation

AN92584 Datasheet(HTML) 3 Page - Ramtron International Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL