Electronic Components Datasheet Search
  English  ▼

X  

MAX5041AEAI Datasheet(PDF) 22 Page - Maxim Integrated Products

Part # MAX5041AEAI
Description  Dual-Phase, Parallelable, Average-Current-Mode Controllers
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5041AEAI Datasheet(HTML) 22 Page - Maxim Integrated Products

Back Button MAX5041AEAI Datasheet HTML 18Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 19Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 20Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 21Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 22Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 23Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 24Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 25Page - Maxim Integrated Products MAX5041AEAI Datasheet HTML 26Page - Maxim Integrated Products  
Zoom Inzoom in Zoom Outzoom out
 22 / 26 page
background image
Dual-Phase, Parallelable, Average-Current-Mode
Controllers
22
______________________________________________________________________________________
Selecting higher switching frequencies reduces the
inductance requirement, but at the cost of lower efficien-
cy. The charge/discharge cycle of the gate and drain
capacitances in the switching MOSFETs create switching
losses. The situation worsens at higher input voltages,
since switching losses are proportional to the square of
input voltage. Use 500kHz per phase for VIN = +5V and
250kHz or less per phase for VIN > +12V.
Although lower switching frequencies per phase increase
the peak-to-peak inductor ripple current (
∆IL), the ripple
cancellation in the multiphase topology reduces the RMS
ripple current of the input and output capacitors.
Use the following equation to determine the minimum
inductance value:
Choose
∆IL equal to about 40% of the output current
per phase. Since
∆IL affects the output-ripple voltage,
the inductance value may need minor adjustment after
choosing the output capacitors for full-rated efficiency.
Choose inductors from the standard high-current,
surface-mount inductor series available from various
manufacturers. Particular applications may require cus-
tom-made inductors. Use high-frequency core material
for custom inductors. High
∆IL causes large peak-to-peak
flux excursion increasing the core losses at higher fre-
quencies. The high-frequency operation coupled with
high
∆IL, reduces the required minimum inductance
and even makes the use of planar inductors possible.
The advantages of using planar magnetics include low-
profile design, excellent current-sharing between phas-
es due to the tight control of parasitics, and low cost.
For example, calculate the minimum inductance at
VIN(MAX) = +13.2V, VOUT = +1.8V,
∆IL = 10A, and fSW =
250kHz:
The average-current-mode control feature of the
MAX5038A/MAX5041A limits the maximum peak induc-
tor current and prevents the inductor from saturating.
Choose an inductor with a saturating current greater
than the worst-case peak inductor current.
Use the following equation to determine the worst-case
inductor current for each phase:
where RSENSE is the sense resistor in each phase.
Switching MOSFETs
When choosing a MOSFET for voltage regulators,
consider the total gate charge, RDS(ON), power dissipa-
tion, and package thermal impedance. The product of
the MOSFET gate charge and on-resistance is a figure of
merit, with a lower number signifying better performance.
Choose MOSFETs optimized for high-frequency switch-
ing applications.
The average current from the MAX5038A/MAX5041A
gate-drive output is proportional to the total capacitance
it drives from DH1, DH2, DL1, and DL2. The power dissi-
pated in the MAX5038A/MAX5041A is proportional to the
input voltage and the average drive current. See the VIN
and VCC section to determine the maximum total gate
charge allowed from all the driver outputs combined.
The gate charge and drain capacitance (CV2) loss, the
cross-conduction loss in the upper MOSFET due to finite
rise/fall time, and the I2R loss due to RMS current in the
MOSFET RDS(ON) account for the total losses in the MOS-
FET. Estimate the power loss (PDMOS_) in the high-side
and low-side MOSFETs using following equations:
where QG, RDS(ON), tR, and tF are the upper-switching
MOSFET’s total gate charge, on-resistance at +25°C,
rise time, and fall time, respectively:
where D = VOUT/VIN, IDC = (IOUT -
∆IL)/2, and IPK =
(IOUT +
∆IL)/2.
II
I
I
I
D
RMS HI
DC
PK
DC
PK
− =+
+
×
()×
22
3
PD
Q
V
f
VI
t
t
f
RI
MOS HI
G
DD
SW
IN
OUT
R
F
SW
DS ON
RMS HI
−
−
=×
×
()+
××
+
()×
 +×
4
14
2
.
()
I
R
I
L PEAK
SENSE
L
_
.
=+
0 051
2
∆
L
k
H
MIN =
−
()×
××
=µ
13 2 1 8
1 8
13 2 250
10
06
..
.
.
.
L
VV
V
Vf
I
MIN
INMAX
OUT
OUT
IN
SW
L
=
−
()×
×× ∆
(13)
(14)
(15)
(16)
(17)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com