Electronic Components Datasheet Search
  English  ▼

X  

MAX5152BEEE Datasheet(PDF) 5 Page - Maxim Integrated Products

Part # MAX5152BEEE
Description  Low-Power, Dual, 13-Bit Voltage-Output DACs with Configurable Outputs
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5152BEEE Datasheet(HTML) 5 Page - Maxim Integrated Products

  MAX5152BEEE Datasheet HTML 1Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 2Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 3Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 4Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 5Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 6Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 7Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 8Page - Maxim Integrated Products MAX5152BEEE Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
Low-Power, Dual, 13-Bit Voltage-Output DACs
with Configurable Outputs
_______________________________________________________________________________________
5
ELECTRICAL CHARACTERISTICS—MAX5153 (continued)
(VDD = +2.7V to +3.6V, VREFA = VREFB = 1.25V, RL = 10kΩ, CL = 100pF, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C, output buffer connected in unity-gain configuration (Figure 9).)
CS = VDD, fDIN = 100kHz, VSCLK = 3Vp-p
(Note 4)
(Note 7)
(Note 7)
ns
Rail-to-rail (Note 6)
To 1/2LSB of full-scale, VSTEP = 1.25V
40
tCL
SCLK Pulse Width Low
CONDITIONS
ns
40
tCH
SCLK Pulse Width High
nV-s
5
Digital Crosstalk
nV-s
5
Digital Feedthrough
µs
25
Time Required to Exit
Shutdown
µA
0
±0.1
IFB_
Current into FBA or FBB
ns
100
tCP
SCLK Clock Period
µA
±1
Reference Current in
Shutdown
µA
1
8
IDD(SHDN)
Power-Supply Current in
Shutdown
mA
0.5
0.6
IDD
Power-Supply Current
V
2.7
3.6
VDD
Positive Supply Voltage
ns
50
tDS
DIN Setup Time
ns
0
tCHS
SCLK Rise to CS Rise Hold
Time
ns
40
tCSS
CS Fall to SCLK Rise Setup
Time
CLOAD = 200pF
V
0 to VDD
Output Voltage Swing
µs
25
Output Settling Time
CLOAD = 200pF
ns
120
V/µs
0.75
SR
Voltage Output Slew Rate
UNITS
MIN
TYP
MAX
SYMBOL
PARAMETER
tDO2
SCLK Fall to DOUT Valid
Propagation Delay
ns
120
tDO1
SCLK Rise to DOUT Valid
Propagation Delay
ns
0
tDH
DIN Hold Time
ns
100
tCSW
CS Pulse Width High
ns
40
tCS1
CS Rise to SCLK Rise Hold
ns
10
tCS0
SCLK Rise to CS Fall Delay
Note 4: SCLK minimum clock period includes rise and fall times.
Note 5: Accuracy is specified from code 40 to code 8191.
Note 6: Accuracy is better than 1LSB for VOUT greater than 6mV and less than VDD - 100mV. Guaranteed by PSRR test at the end
points.
Note 7: Digital inputs are set to either VDD or DGND, code = 0000 hex, RL = ∞.
DYNAMIC PERFORMANCE
POWER SUPPLIES
TIMING CHARACTERISTICS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com