Electronic Components Datasheet Search
  English  ▼

X  

PCA9622 Datasheet(PDF) 29 Page - NXP Semiconductors

Part # PCA9622
Description  16-bit Fm I2C-bus 100 mA 40 V LED driver
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9622 Datasheet(HTML) 29 Page - NXP Semiconductors

Back Button PCA9622 Datasheet HTML 25Page - NXP Semiconductors PCA9622 Datasheet HTML 26Page - NXP Semiconductors PCA9622 Datasheet HTML 27Page - NXP Semiconductors PCA9622 Datasheet HTML 28Page - NXP Semiconductors PCA9622 Datasheet HTML 29Page - NXP Semiconductors PCA9622 Datasheet HTML 30Page - NXP Semiconductors PCA9622 Datasheet HTML 31Page - NXP Semiconductors PCA9622 Datasheet HTML 32Page - NXP Semiconductors PCA9622 Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 40 page
background image
PCA9622
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 5 — 2 June 2014
29 of 40
NXP Semiconductors
PCA9622
16-bit Fm+ I2C-bus 100 mA 40 V LED driver
14. Dynamic characteristics
[1]
tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
Table 18.
Dynamic characteristics
Symbol Parameter
Conditions
Standard-mode
I2C-bus
Fast-mode I2C-bus
Fast-mode
Plus I2C-bus
Unit
Min
Max
Min
Max
Min
Max
fSCL
SCL clock frequency
0
100
0
400
0
1000
kHz
tBUF
bus free time between
a STOP and START
condition
4.7
-
1.3
-
0.5
-
s
tHD;STA
hold time (repeated)
START condition
4.0
-
0.6
-
0.26
-
s
tSU;STA
set-up time for a
repeated START
condition
4.7
-
0.6
-
0.26
-
s
tSU;STO
set-up time for STOP
condition
4.0
-
0.6
-
0.26
-
s
tHD;DAT
data hold time
0
-
0
-
0
-
ns
tVD;ACK
data valid acknowledge
time
[1]
0.3
3.45
0.1
0.9
0.05
0.45
s
tVD;DAT
data valid time
[2]
0.3
3.45
0.1
0.9
0.05
0.45
s
tSU;DAT
data set-up time
250
-
100
-
50
-
ns
tLOW
LOW period of the SCL
clock
4.7
-
1.3
-
0.5
-
s
tHIGH
HIGH period of the
SCL clock
4.0
-
0.6
-
0.26
-
s
tf
fall time of both SDA
and SCL signals
[3][4]
-300
20 + 0.1Cb[5]
300
-
120
ns
tr
rise time of both SDA
and SCL signals
-
1000
20 + 0.1Cb[5]
300
-
120
ns
tSP
pulse width of spikes
that must be
suppressed by the
input filter
[6]
-50
-
50
-
50
ns
Output propagation delay
tPLH
LOW to HIGH
propagation delay
OE to LEDn;
MODE2[1:0] = 01
-
-
-
-
-
150
ns
tPHL
HIGH to LOW
propagation delay
OE to LEDn;
MODE2[1:0] = 01
-
-
-
-
-
150
ns
Output port timing
td(SCL-Q) delay time from SCL
to data output
SCL to LEDn;
MODE2[3] = 1;
outputs change on
ACK
-
-
-
-
-
450
ns
td(SDA-Q) delay time from SDA
to data output
SDA to LEDn;
MODE2[3] = 0;
outputs change on
STOP condition
-
-
-
-
-
450
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com