Electronic Components Datasheet Search
  English  ▼

X  

W949D6KB Datasheet(PDF) 7 Page - Winbond

Part # W949D6KB
Description  Power Down Mode
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WINBOND [Winbond]
Direct Link  http://www.winbond.com
Logo WINBOND - Winbond

W949D6KB Datasheet(HTML) 7 Page - Winbond

Back Button W949D6KB Datasheet HTML 3Page - Winbond W949D6KB Datasheet HTML 4Page - Winbond W949D6KB Datasheet HTML 5Page - Winbond W949D6KB Datasheet HTML 6Page - Winbond W949D6KB Datasheet HTML 7Page - Winbond W949D6KB Datasheet HTML 8Page - Winbond W949D6KB Datasheet HTML 9Page - Winbond W949D6KB Datasheet HTML 10Page - Winbond W949D6KB Datasheet HTML 11Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 60 page
background image
W949D6KB / W949D2KB
Publication Release Date: Dec. 11, 2014
Revision: A01-002
- 7 -
5.
BALL DESCRIPTION
5.1
Signal Descriptions
SIGNAL NAME
TYPE
FUNCTION
DESCRIPTION
A [n:0]
Input
Address
Provide the row address for ACTIVE commands, and
the column address and AUTO PRECHARGE bit for
READ/WRITE commands, to select one location out of
the memory array in the respective bank. The address
inputs also provide the opcode during a MODE
REGISTER SET command.
A10 is used for Auto Pre-charge Select.
BA0, BA1
Input
Bank Select
Define to which bank an ACTIVE, READ, WRITE or
PRECHARGE command is being applied.
DQ0~DQ15 (×16)
DQ0~DQ31 (×32)
I/O
Data Input/
Output
Data bus: Input / Output.
CS
Input
Chip Select
CS enables (registered LOW) and disables (registered
HIGH) the command decoder. All commands are
masked when CS is registered HIGH. CS provides
for external bank selection on systems with multiple
banks. CS is considered part of the command code.
RAS
Input
Row Address
Strobe
RAS , CAS and WE (along with CS ) define the
command being entered.
CAS
Input
Column
Address
Strobe
Referred to RAS .
WE
Input
Write Enable
Referred to RAS .
UDM, LDM (x16);
DM0 to DM3 (x32)
Input
Input Mask
Input Data Mask: DM is an input mask signal for write
data. Input data is masked when DM is sampled HIGH
along with that input data during a WRITE access. DM
is sampled on both edges of DQS. Although DM pins
are input-only, the DM loading matches the DQ and
DQS loading.
x16: LDM: DQ0 - DQ7, UDM: DQ8
– DQ15
x32: DM0: DQ0 - DQ7, DM1: DQ8
– DQ15,
DM2: DQ16
– DQ23, DM3: DQ24 – DQ31.
CK / CK
Input
Clock Inputs
CK and CK are differential clock inputs. All address
and control input signals are sampled on the crossing of
the positive edge of CK and negative edge of CK .Input
and output data is referenced to the crossing of CK and
CK (both directions of crossing). Internal clock signals
are derived from CK/ CK .



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com